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2Abstract
Linear power amplifiers used to implement the Ultra-Wideband standard must be
backed off from optimum power efficiency to meet the standard specifications and
the power efficiency suffers. The problem of low efficiency can be mitigated by polar
modulation. Digital polar architectures have been employed on numerous wireless
standards like GSM, EDGE, and WLAN, where the fractional bandwidths achieved
are only about 1%, and the power levels achieved are often in the vicinity of 20 dBm.
Can the architecture be employed on wireless standards with low-power and high
fractional bandwidth requirements and yet achieve good power efficiency?
To answer these question, this thesis studies the application of a digital polar trans-
mitter architecture with parallel amplifier stages for UWB. The concept of the digital
transmitter is motivated and inspired by three factors. First, unrelenting advances
in the CMOS technology in deep-submicron process and the prevalence of low-cost
Digital Signal processing have resulted in the realization of higher level of integration
using digitally intensive approaches. Furthermore, the architecture is an evolution
of polar modulation, which is known for high power efficiency in other wireless appli-
cations. Finally, the architecture is operated as a digital-to-analog converter which
circumvents the use of converters in conventional transmitters.
Modeling and simulation of the system architecture is performed on the Agilent Ad-
vanced Design System Ptolemy simulation platform. First, by studying the envelope
signal, we found that envelope clipping results in a reduction in the peak-to-average
power ratio which in turn improves the error vector magnitude performance (figure
of merit for the study). In addition, we have demonstrated that a resolution of three
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bits suffices for the digital polar transmitter when envelope clipping is performed.
Next, this thesis covers a theoretical derivation for the estimate of the error vector
magnitude based on the resolution, quantization and phase noise errors. An anal-
ysis on the process variations - which result in gain and delay mismatches - for a
digital transmitter architecture with four bits ensues. The above studies allow RF
designers to estimate the number of bits required and the amount of distortion that
can be tolerated in the system.
Next, a study on the circuit implementation was conducted. A DPA that comprises
7 parallel RF amplifiers driven by a constant RF phase-modulated signal and 7
cascode transistors (individually connected in series with the bottom amplifiers)
digitally controlled by a 3-bit digitized envelope signal to reconstruct the UWB
signal at the output. Through the use of NFET models from the IBM 130-nm
technology, our simulation reveals that our DPA is able to achieve an EVM of -
22 dB. The DPA simulations have been performed at 3.432 GHz centre frequency
with a channel bandwidth of 528 MHz, which translates to a fractional bandwidth
of 15.4%. Drain efficiencies of 13.2/19.5/21.0% have been obtained while delivering
-1.9/2.5/5.5 dBm of output power and consuming 5/9/17 mW of power.
In addition, we performed a yield analysis on the digital polar amplifier, based
on unit-weighted and binary-weighted architecture, when gain variations are intro-
duced in all the individual stages. The dynamic element matching method is also
introduced for the unit-weighted digital polar transmitter. Monte Carlo simulations
reveal that when the gain of the amplifiers are allowed to vary at a mean of 1 with a
standard deviation of 0.2, the binary-weighted architecture obtained a yield of 79%,
while the yields of the unit-weighted architectures are in the neighbourhood of 95%.
Moreover, the dynamic element matching technique demonstrates an improvement
in the yield by approximately 3%.
Finally, a hardware implementation for this architecture based on software-defined
arbitrary waveform generators is studied. In this section, we demonstrate that the er-
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ror vector magnitude results obtained with a four-stage binary-weighted digital polar
transmitter under ideal combining conditions fulfill the European Computer Man-
ufacturers Association requirements. The proposed experimental setup, believed to
be the first ever attempted, confirm the feasibility of a digital polar transmitter archi-
tecture for Ultra-Wideband. In addition, we propose a number of power combining
techniques suitable for the hardware implementation. Spatial power combining, in
particular, shows a high potential for the digital polar transmitter architecture.
The above studies demonstrate the feasibility of the digital polar architecture with
good power efficiency for a wideband wireless standard with low-power and high
fractional bandwidth requirements.
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Chapter 1
Introduction
1.1 Motivation
Wireless connectivity has enabled a new mobile lifestyle filled with convenience
for mobile computing users. Consumers can expect, in the near future, to elim-
inate the clutter caused by wires connecting electronic products in their home,
including large screen displays, set-top boxes, speakers, televisions, digital video
recorders, PCs/laptops, digital cameras, and much more. One can expect future
home consumer electronic devices to be connected in a wireless personal area net-
work (WPAN)1. This network is expected to have extensive functionality including:
• building a home theatre environment without cables,
• sharing live multimedia content between television sets,
• instantaneously transferring the images from a digital camera to another de-
vice,
1A wireless personal area network (WPAN) is a wireless ad hoc data communications system
which allows a number of independent data devices to communicate with each other. A WPAN is
distinguished from other types of data networks in that communications are normally confined to
a person or object that typically covers about 10 meters in all directions and envelops the person
or a thing whether stationary or in motion [1].
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• quickly synchronizing ultra high capacity digital audio players, and
• sharing wireless video between a computer and a separate monitor.
Ultra-Wideband (UWB) has been proposed as a solution for the high rate WPAN
as it promises cost-effective, power-efficient, high data throughput solution for host
point-to-point links in the immediate area (up to 10 metres). Furthermore, as
UWB devices broadcast at very low power over an extremely wide band of fre-
quencies, UWB signals resemble background noise and do not cause interferences
to other wireless standards. Two techniques have been proposed for the physical
layer (PHY) technologies for WPAN in the January 2003 project authorization re-
quest that initiated the development of high data rate UWB standards. The two
proposed approaches adopt different techniques to spread the signals out over the ra-
dio spectrum. One proposed physical layer standard for high speed UWB WPANs is
the direct sequence ultra-wideband (DS-UWB), while the second proposed standard
is based on multi-band orthogonal frequency division multiplexing (MB-OFDM).
The physical layer solution adopting MB-OFDM is attracting growing attention
from the consumer electronics community and the international standard bodies.
As a result, we expect high-bit-rate, short-range products for WPAN applications
employing MB-OFDM to appear in the market soon. However, there are still many
technological challenges before this technology is able to live up to its full promise. It
remains an objective of future research to characterize the system performance and
the spectral efficiency of UWB radio devices. With advances in semiconductor tech-
nologies and the prevalence of low-cost Digital Signal Processing (DSP) hardware,
there is motivation to explore new design techniques for optimizing the physical
layer design.
Inevitably, managing high bandwidth efficiency and high power efficiency for the
front-end power amplifier (PA) remains one of the most substantial challenges in
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the design of radio frequency (RF) transmitters for wireless systems [2]. Signal
types that provide high bandwidth efficiency, like the MB-OFDM, achieve the high
efficiency through amplitude-modulation of the phase-modulated RF carrier [3]. In
such wireless systems, due to the high peak-to-average power ratio of the modulated
signal, the power amplifier has to operate in the linear region to satisfy the required
mandatory transmitter rules for maximum error vector magnitude and adjacent
channel power ratio under the various operating conditions. However, linear power
amplifiers suffer from the drawback of lower power efficiency, which has a detrimental
effect on the battery lifetime. It has been proposed that the problem of low efficiency
can be mitigated by using a polar transmitter [4]. In this case, the amplitude
and phase information are generated digitally from the cartesian representations of
the signal. The digital phase information goes into a frequency synthesizer, which
generates a RF signal, and drives the input of a nonlinear, high efficiency PA (usually
a switch mode power amplifier), while the amplitude modulation is recombined by
modulating the power supply of the PA.
1.2 Objectives
The primary objective of this thesis is to develop a transmitter architecture that
addresses the trade-off between bandwidth efficiency and power efficiency for the
UWB system. A Digital Polar Transmitter (DPT) for UWB, consisting of an array of
parallel amplifiers, is proposed and modeled in this thesis. To verify the feasibility of
the architecture, we will first present a system model based on ideal amplifier models.
Second, we incorporated circuit models from the IBM 130-nm technology into the
system model to study the circuit implementation issues. Finally, we will look into
a hardware realization using software-defined arbitrary waveform generators.
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1.3 Thesis Overview
This thesis focuses on the modeling, circuit implementation and hardware realization
of a digital polar transmitter for Ultra-Wideband. In this work, we address several
open problems with a parallel architecture, as detailed below.
In Chapters 2-4, we establish the basic background needed for our analysis.
Overviews of Orthogonal Frequency Division Multiplexing Signals and Ultra-
WideBand are first given in Chapter 2. Following that, in Chapter 3, we will briefly
review the direct conversion architecture, and some of its limitations, before we
present a study on the estimation of the power efficiency based on the static and
dynamic power dissipations. A discussion on power amplifier design issues ensues,
before we present a review of linear and switching power amplifiers. Finally, we
conduct a survey on the current state-of-the-arts for polar modulators in Chapter 4.
In Chapter 5, we present our proposed digital polar transmitter system model for
Ultra-WideBand and discuss the advantages and challenges associated with such an
architecture. After characterizing the envelope signal, we proceed to address the
three challenges associated with the architecture. First, we review the error vector
magnitude (EVM) – the figure of merit for this study – and propose a formulation
for it, based on quantization and phase noise errors encountered by each subcarriers.
This provides a good gauge to obtain the minimum resolution required by the digital
polar transmitter (DPT) architecture to meet the EVM requirement. To address
the second and third challenges of the DPT, the rest of the chapter focuses on the
mismatch analyses on the gain of each stage and the differential delays in the various
paths within a four-bit architecture.
In the first part of Chapter 6, we address practical circuit implementation issues
for a digital polar transmitter based on an array of linear amplifiers with cascode
switch transistors. In the second part of the chapter, we will conduct a yield analysis
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based on Monte Carlo simulations performed on the gain variations of individual
amplifiers in a three-bit digital polar transmitter for both the binary-weighted and
the unit-weighted configurations. In addition, the effect of the dynamic element
matching method applied to the unit-weighted digital polar transmitter on the yield
is studied.
Following that, we turn the attention to hardware realization and evaluation for
the DPT. Chapter 7 commences with an overview of the hardware requirements to
realize a four-stage binary-weighted digital polar transmitter. With the setup, we
are able to obtain the benchmarks for the EVM results based on ideal combining in
a four-stage binary-weighted digital polar transmitter at the mandatory data rates,
which are found to fulfill the ECMA standards. We conclude the chapter with a
preliminary study on spatial power combining for the DPT. This looks promising
for further investigation, though it is beyond the scope of this thesis.
Finally, Chapter 8 presents a summary of the thesis and gives a summary of future
research on the subject of digital polar amplifiers.
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1.4 Contributions
The original contributions of this thesis fall into several areas and are discussed in
three chapters. More detail account of the original contributions is given in the
introduction of each chapter. The main points are summarized as follows:
• The proposal of a novel digital polar transmitter architecture for UWB sys-
tems. The utilization of parallel amplifiers, digitally controlled by the envelope
information, will eliminate the need for digital-to-analog converters in the sys-
tem, resulting in the improvement in the power efficiency. It is encouraging
that simulation results have shown it is possible to achieve envelope clipping in
the neighbourhood of 50% of the original peak value. In addition, a resolution
of three bits suffices for the architecture when envelope clipping is introduced.
This work is described in Chapter 5.
• The study of the challenges associated with the digital polar transmitter archi-
tecture. This includes the derivation of the error vector magnitude, based on
the quantization and the phase noise errors, and mismatch analyses (in terms
of gain and timing) among the various paths within the architecture. These
studies are likely to provide RF designers with means to estimate the tradeoff
of distortion that can be tolerated with system power dissipations. This work
is discussed in Chapter 5.
• A practical circuit implementation for a digital polar transmitter based on an
array of linear amplifiers with cascode switch transistors. A low threshold volt-
age NFET model from the IBM 130-nm technology design kit is investigated
for 2 low voltage low power designs of the UWB polar amplifier. By adding
cascode transistors of the same channel width to the top of unit-weighted
NFET amplifiers, we are able to control the linear NFET amplifiers based on
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the digital logic. Next, a digital polar transmitter based on current-summing
power combination is simulated with 7 NFET amplifiers with switching control
(NASC), where clipping on the envelope component before the digitization is
necessary. Based on this approach, we are able to obtain drain efficiencies in
the neighbourhood of 20% for UWB. This work is discussed in Chapter 6.
• The evaluation of the robustness of the digital polar transmitter architecture
to gain variations among the individual binary-weighted and unit-weighted
amplifiers through Monte Carlo simulations. The study suggests that the ar-
chitecture should be robust for a gain spread of up to±30% between individual
amplifier stages. This work is covered in Chapter 6.
• The study of dynamic element matching method to improve the yield for a
unit-weighted three-bit digital polar transmitter. By rotating through the
elements cyclically, we are able to improve the linearity of the digital polar
transmitter. As a result, it has been found to the yield of the unit-weighted
DPT improves from 95% to 98% when the DEM technique is adopted. This
work forms the second part of Chapter 6.
• A possible hardware implementation of the proof of concept for polar mod-
ulation on UWB signals. Ideal power combining of individual data streams
generated on four different channels on waveform generators have been proven
to fulfill the ECMA standards. Following that, we do a preliminary study
on spatial power combining for the DPT, which looks highly promising. This
work is presented in Chapter 7.
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Chapter 2
Ultra-Wideband
2.1 Introduction
Ultra-WideBand technology has been considered in many different forms previously,
but it is only recently that it has gained momentum within the industry to be a
commercial technology. With the worldwide regulatory bodies in the process of al-
lowing this technology to be used in an unlicensed frequency band, we can expect the
connectivity of consumer or computing devices to each other (for synchronization,
back-up, streaming) to shift towards wireless ubiquitously.
This thesis aims to develop a digital polar transmitter to achieve high power effi-
ciency in the UWB system that adopts MB-OFDM. Hence, let us begin by looking
at the background on UWB technologies in general. First, we will review the stan-
dardization effort over the last few years in Section 2.2. Finally, we will focus on the
characteristics of the OFDM signaling and the UWB based on multi-band OFDM
in Section 2.3.
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When UWB technology was proposed for civilian applications, there were no defini-
tions for the signal [5]. The Defense Advanced Research Projects Agency (DARPA)
provided the first definition for UWB signal based on the fractional bandwidth Bf
of the signal. The definition stated that a signal can be classified as an UWB signal
if the fractional bandwidth is greater than one-quarter of the carrier frequency. The
fractional bandwidth can be found as
Bf = 2
fH − fL
fH + fL
, (2.1)
where fL and fH are the lower and higher -3 dB point in a spectrum, respectively.
On 14 February 2002, the Federal Communications Commission (FCC), of USA,
allocated the unlicensed use of UWB devices in the 3.1 - 10.6 GHz frequency band.
The FCC rules ensure that spectral mask of UWB must fulfill the Effective isotropic
radiated power (EIRP)1 limit of -41.3 dBm/MHz as depicted in Figure 2.1 [6, 7]. The
low in-band and out-of-band emission limits are meant to ensure that UWB devices
are able to co-exist with other licensed services and important radio operations [6],
like cellular, Global Positioning System, Personal Communications Systems and
Wireless Local Area Network (WLAN). In addition, the FCC UWB rulings reduced
the limit of Bf to a minimum of 0.20 and stated that a signal is recognized as UWB
if the signal bandwidth of at least 500 MHz in the allocated frequency band.
Following the FCC approval, the worldwide acceptance of UWB technology as a
viable mean for personal area communications and networking was established [9].
As such, there is a need for the development of standardized specifications for the
operation of such a technology.
1EIRP is the product of the total transmitted power and directive gain of the antenna.
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Figure 2.1: UWB spectral mask for indoor communication systems [8].
2.2.1 IEEE 802.15
The standardization activity of Wireless Personal Area Networks (WPANs) was ini-
tiated by IEEE 802.15 (http://grouper.ieee.org/groups/802/15/) - an international
standards working group responsible for drafting and publishing a variety of stan-
dards for high-rate (20 Mbit/s or greater) WPANs and low power, low cost solutions
addressing the needs of portable consumer digital imaging and multimedia applica-
tions. IEEE 802.15 is divided into four major task groups (TGs), where the TG3
task group is of great interest to UWB as it addresses the high data rate WPAN.
The IEEE 802.15.3a task group (TG3a) was set up in January 2003 to provide
a higher speed physical layer (PHY) enhancement amendment to 802.15.3 for ap-
plications involving imaging and multimedia. The task group was responsible for
establishing technical requirements and selection criteria for a WPAN physical layer,
where it set forth goals for low power consumption and low cost to ensure that the
WPAN standard is amenable to implementation in CMOS technology [6]. These
requirements will ensure that the high data rate physical layer drafted by TG3a can
be easily integrated into WPAN devices which have media access control (MAC)
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and network layers already implemented in CMOS technology. Devices adopting
the 802.15.3a standards are expected to operate in the frequency range of 3.1 -
10.7 GHz, with data rates of 110 Mbps at 10 metres range and speed of up to
480 Mbps below a range of 4 metres.
By June 2003, TG3a was left with two primary contenders:
1. The dual-band impulse radio (IR-UWB) approach favored by the UWB Fo-
rum [6], and
2. The multiband OFDM-based approach proposed by the WiMedia Alliance [6].
As the TG3a task group could not agree on whether to use IR-UWB or MB-OFDM,
the IEEE voted to withdraw the January 2003 project authorization request and
disband the committee in January 2006 [10]. This puts an end to the prospect of
an IEEE standard for the high-speed UWB technology.
2.2.2 Ultra-Wideband Physical Layer
Impulse-Radio Ultra-Wideband
This approach is proposed by the UWB Forum, which includes Motorola and
XtremeSpectrum Inc amongst its founders. It proposes splitting the frequency band
into two independent bands of operation – the lower band (3.1 - 4.85 GHz) and the
upper band (6.2 - 9.7 GHz) – to avoid potential interference between UWB devices
and existing WLAN devices [11]. In order to occupy a single band of several GHz,
the UWB Forum adopts the impulse radio technique – the traditional approach to
UWB communications – which involves the use of very short-duration (0.1 to 1.5 ns)
and very low average power (in the milliwatt range) pulses [6].
The short-duration nature of the pulse means it spans frequencies commonly used
as carrier frequencies. Hence, the baseband nature of the UWB signal allows it
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to propagate without the need for additional up-conversion and down-conversion
stages in the UWB transmitter and receiver respectively. Furthermore, due to the
low energy density, UWB transmissions appear as noise and do not cause significant
interference to existing radio systems. Consequently, the UWB system has the
potential to be a low complexity, low cost and low power solution for WPAN [5].
Despite the potentials of the impulse-radio UWB technology, there are disadvantages
associated with it [12]:
• Challenge in building RF circuits with extremely wide bandwidth,
• Difficulty in achieving high speed A/D and D/A to process the extremely large
bandwidth,
• Digital complexity to capture multipath energy in dense multipath environ-
ments.
One of the major problems of the UWB technology is the presence of the multipath
channel, where the significant number of resolvable multipath components means
that many receiver elements need to be considered. Here, the signal can be received
using the RAKE receiver technique, where the RAKE receivers combine different
signal components that have propagated through the channel by different paths [5].
The ideal RAKE (ideal-RAKE or all-RAKE) receiver structure captures all of the
received signal power by having a number of fingers equal to the number of multipath
components. This requires the need for an infinite number of RAKE branches, which
renders the practical implementation infeasible.
Nonetheless, there are two possible practical RAKE receiver implementations: the
selective RAKE (S-RAKE) and the Partial-RAKE (P-RAKE) receivers. The S-
RAKE receiver uses only the Lr strongest propagation paths. However, this ap-
proach requires channel estimation algorithms to obtain the information on the
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channel impulse response. Though the complexity is greatly reduced relative to the
A-rake, the signal-to-noise ratio can be maximized only when the multipath com-
ponents that have significant magnitude are detected. In contrast, the P-RAKE
is a simplified approximation to the S-Rake, as it involves combining the first Lr
propagation paths. The concept is based on the argument that the first multipath
components will typically be the strongest and contain the most of the received
signal power. One disadvantage associated with this technique is that the multi-
path components that the P-RAKE receiver combines might not be necessarily the
strongest multipath components, so optimum performance will not be achieved.
Multi-Band OFDM
The MultiBand Orthogonal Frequency Division Multiplexing (MB-OFDM) - sup-
ported by members in the consumer electronics, personal computing and mobile
phone industries like Sony, Intel, Microsoft and Nokia - is the other UWB technology
proposed to manage the radio spectrum. In this approach, the available spectrum
of 7.5 GHz is divided into fourteen bands of 528 MHz bandwidth each. The link
constantly hops from one band to another, which allows selective implementation of
bands at certain frequency ranges while leaving other parts of the spectrum unused.
Within each band, the encoding of the data is done using OFDM. Elaborate signal-
processing techniques are employed to distribute information onto 128 sub-carrier
channels so as to produce a signal that resembles random noise but can be decoded
using an OFDM receiver.
Due to its multi-band approach, it allows for greater flexibility in co-existing with
other international wireless systems and future UWB regulatory standards in other
parts of the world [6, 13]. Moreover, the MBOA proposal is based on a proven
OFDM technology adopted in WLAN systems, which could potentially shorten the
time to market. Other advantages include capturing of multipath energy with a
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single RF chain, relaxed switching times, insensitivity to group delay variations
and the ability to deal with narrowband interference [12]. Nonetheless, MB-OFDM
systems also face problems related to the OFDM technology [12]: the high peak-to-
average power ratio and the sychronization issue. Furthermore, there is an increase
in the complexity of the transmitter because of the need for IFFT.
2.2.3 ECMA International
In December 2005, ECMA International - an organization dedicated to facilitation
of a wide range of global Information and Communications Technology (ICT) and
Consumer Electronics (CE) standards - released two international ISO-based spec-
ifications for UWB technology based on the multiband OFDM technology. The
combined physical layer and media access control (MAC) sub-layer specifications
and the MAC-PHY Interface specification have been published as ECMA-368 [14]
and ECMA-369 [15] respectively. The two standards have since undergone two re-
visions and the third editions were released in December 2008.
In addition, in March 2007, the standards have also been published by the Interna-
tional Organization for Standardization (ISO) and the International Electrotechnical
Commission (IEC) [16] as ISO/IEC 26907 and ISO/IEC 26908 respectively. With
the publication of ISO/IEC 26907 and ISO/IEC 26908 as international published
standards, the UWB technology and specifications are recognized and protected
under international trade treaties.
2.2.4 Current UWB System and its Future
The physical layer solution adopting MB-OFDM is attracting increasing attention
from the consumer electronics community and the international standard bodies.
The Wireless Universal Serial Bus (WUSB) Promoter group - whose specifications
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are based on MB-OFDM - was formed in February 2004 (with a target bandwidth of
480 Mbps) [17]. Next, in March 2006, the Bluetooth SIG announced the selection of
the MB-OFDM as its future radio platform [18]. This joint effort aims to leverage on
Bluetooth technology’s current success so as to develop a next-generation low-power,
low-cost ad hoc networking solution. On 16 March 2009, the WiMedia Alliance –
the original association leading the market in the commercialization of UWB based
on MB-OFDM – handed over all the current and future specification development
of its version of UWB to the Bluetooth SIG [19]. This technology transfer provides
the opportunity for a practical path for the continued development of the UWB
specifications. In addition, this approach will reduce expenses related to the main-
tenance of multiple certification programs and enable the process to be tailored to
the unique needs of industry segments. In view of this, we should expect products
for WPAN applications to employ MB-OFDM in the near future.
2.3 Characteristics of Multi-Band OFDM Signals
In the following sections, we will discuss some of the characteristics associated with
the multi-band OFDM signals defined by Bluetooth SIG, namely the spectrum al-
location, time spreading, subcarrier mapping, timing parameters and the spectral
density mask for the transmit power. Before that, we will first review the funda-
mentals of Orthogonal Frequency Division Multiplexing signaling.
2.3.1 Background of Orthogonal Frequency Division Multi-
plexing Signalling
OFDM is a form of multicarrier transmission, where a high-rate single datastream is
transmitted over a number of lower data rate subcarriers. For example, in a system
where 50 subcarriers were used, a single data stream at a rate of 1 megabit per
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second (Mbps) would be converted into 50 parallel streams of 20 kilobits per second
(kbps). By doing so, the bandwidth of the modulation symbol is now decreased by a
factor of 50, or equivalently, the duration of the modulation symbol is increased by
a factor of 50. In the original parallel data system, the total signal frequency band
is divided into Nc non-overlapping frequency subchannels, where each subchannel is
modulated – by phase modulation, amplitude modulation, or both – with a separate
symbol before the subcarriers are frequency-multiplexed. Depicted in Figure 2.2(a),
though spectral overlap of channels is avoided and inter-channel interference becomes
inconsequential, it presents an inefficient use of the available spectrum.
Ch 1
Frequency
Ch 2 Ch 3 Ch 4 Ch 5 Ch 6 Ch 7 Ch 8
Frequency
Saving of Bandwidth
(a)
(b)
Figure 2.2: Concept of OFDM signal: (a) Conventional multicarrier technique, and (b)
Orthogonal multicarrier modulation technique [20].
In order to improve the efficiency of the signalling, the idea of parallel data and
frequency division multiplexing (FDM) with overlapping subcarriers was adopted.
Using the overlapping multicarrier modulation technique shown in Figure 2.2(b),
the overall amount of spectrum required is now reduced. However, we must ensure
that the crosstalk between subcarriers is reduced and that the signals can still be
received without any carrier interference, even though there is an overlap of the
sidebands of the individual carriers.
This is possible if the different subcarriers are mathematically orthogonal to each
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other, i.e. the inner (scalar or dot) product between any of the two subcarriers is
zero. This can be achieved if the spacing of the subcarriers are chosen in such a way
that at the frequency where the received signal is evaluated, all the other signals are
zero. As illustrated in Figure 2.3, each of the orthogonal subcarriers, within a OFDM
symbol, carrying a signalling rate f is spaced f apart in frequency. The subcarrier
frequencies are integer multiples of the symbol period, T , and the subcarrier spacing
is a multiple of 1/T . Since the peak of each subcarrier corresponds to a zero level, or
null, of every other subcarrier, it implies there will not be any interferences between
the subcarriers. Thus, when the receiver samples at the centre frequency of each
subcarrier, the only energy present is that of the desired signal, plus whatever noise
that might be present in the channel.
f 2f 3f 4f
 
Frequency
 
 
Subcarrier A
Subcarrier B
Subcarrier C
Subcarrier D
Figure 2.3: Spectra of an OFDM signal, seen as individual signal tones.
The subcarriers within an OFDM signal can be modulated by phase shift keying or
quadrature amplitude modulation (QAM) [20]. If di are the complex QAM sym-
bols, Nc is the number of subcarriers, T is the symbol duration and fc the carrier
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frequency, then one OFDM symbol beginning at t = ts can be written as [20]
s(t) =


Nc
2
−1∑
i=−Nc
2
di+Nc/2 exp(j2pi
i
T
(t− ts)), if ts ≤ t ≤ ts + T ,
0, otherwise.
(2.2)
The complex baseband notation is used, where the real and imaginary parts corre-
spond to the in-phase and quadrature parts of the OFDM signal to be multiplied by
a cosine and sine of the desired carrier frequency to produce the final OFDM signal.
We can obtain (2.2) if we perform the inverse Fourier transform on the Nc QAM
input symbols. In fact, the time discrete equivalent is the inverse discrete Fourier
transform (IDFT), given as [20]
s(n) =
Nc−1∑
i=0
diexp(j2pi
in
N
), (2.3)
where the time t is replaced by a sample number n. The complexity of an N -
point IDFT, which requires a total of N2 complex multiplications, can be simplified
significantly by the inverse fast Fourier transform (IFFT), where only (N/2).log2(N)
complex multiplications are needed.
In the case where the OFDM signal is modulated by QPSK, the coded binary serial
input data, b[i], where i = 0, 1, 2, . . . , is divided into groups of two bits (b[2k] and
b[2k+1], where k = 0, 1, 2, . . . ) and converted into a complex number representing
one of the four QPSK constellation points. The conversion is performed according
to the Gray-coded constellation mapping, illustrated in Figure 2.4 [14]. The output
values, d[k], can be described in the following equation [14]:
d[k] = KMOD × (b[2k] + j × b[2k + 1]), k = 0, 1, 2, . . . (2.4)
where KMOD = 1/
√
2 is the normalization factor for a QPSK constellation to ensure
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that the magnitude of |di| = 1; and b[2k] and b[2k + 1] take on the value of either
-1 or +1.
Figure 2.4: QPSK constellation bit encoding [14].
Multipath Fading
A major problem in most wireless systems is the presence of a multipath channel [20,
21, 22]. In a multipath environment, the transmitted signal reflects off several objects
and reaches the receiver from many different routes. As a result, multiple versions
of the transmitted signal, with slightly different delays (which result in phase shifts)
and gains, arrive at the receiver and distort the received signal. Figure 2.5 illustrates
the received signals as impulses, where reflected signals arrive at delayed time period
and interfere with the main line of sight signal. The reflected signals can have either
constructive or destructive (fading) effects on the main signal, depending on the
phase shifts suffered by the reflected signals. Should deep fading occur, the main
signal is canceled out, which makes it impossible for the receiver to detect.
The maximum time delay is known as the delay spread of the signal. Where the
delay spread is less than one symbol, it is called flat fading. On the other hand,
frequency-selective fading occurs when the delay spread is much larger than one
symbol.
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Figure 2.5: Reflected signals arrive at a delayed time and interfere with the main line of
sight signal [21]. ∆k = τk − τ0 difference in path time.
Intersymbol and Intercarrier Interference
In a multipath environment, intersymbol interference (ISI) will occur, where delayed
versions of the Nth transmitted symbol will interfere with the next symbol, as shown
in Figure 2.6(a). A guard time - e.g. a section of zero samples - can be prepended
to each OFDM symbol to prevent ISI. The zero samples do not contain any useful
information and would be discarded at the receiver. Illustrated in Figure 2.6(b), the
guard time chosen must be larger than the expected delay spread, so that multipath
components from one symbol will not interfere with the next symbol.
However, subcarriers might become misaligned when zero samples are present in
the guard time. If this happens, subcarriers will no longer be orthogonal to each
other, and the problem of intercarrier interference (ICI), or crosstalk between the
subcarriers, would arise. Illustrated in Figure 2.7, there is no integer number of
cycles difference between subcarriers 1 and 2 within the integration interval and
thus the subcarriers are no longer orthogonal. Hence, when an OFDM receiver tries
to demodulate the first subcarrier, it will experience interference from the second
subcarrier. On the same note, there is crosstalk from the first subcarrier to the
second subcarrier.
2.3 Characteristics of Multi-Band OFDM Signals 44
Figure 2.6: Example of intersymbol interference. (a) Delayed versions of the N th symbol
will interfere with the (N+1)th symbol. (b) When guard time longer than the delay spread
are introduced at the beginning of each symbol, the delayed versions of the N th symbol no
longer cause interferences to the (N + 1)th symbol.
Subcarrier 1
Delayed Subcarrier 2
Guard time FFT Integration time = 1/Carrier spacing
OFDM symbol time
Part of subcarrier 2
causing ICI on
subcarrier 1
Figure 2.7: Effect of multipath with zero signal in the guard time [20]. The delayed
subcarrier 2 causes intercarrier interference on subcarrier 1 and vice versa.
2.3 Characteristics of Multi-Band OFDM Signals 45
The OFDM symbol can be cyclically extended in the guard time to overcome the
problem of ICI, as shown in Figure 2.8. The cyclic prefix is a replica of the last
samples of the symbol. This ensures that the delayed replicas of the OFDM symbol
always have an integer number of cycles within the FFT interval, so long as the guard
time is longer than the delay spread. In this case, orthogonality is maintained though
there exist different phase shifts among the individual subcarrier. Nonetheless, when
the delays of multipath signals is smaller than the guard time, ICI will not occur.
Guard time FFT Integration time = 1/Carrier spacing
OFDM symbol time
Figure 2.8: OFDM symbol with cyclic extension [20].
Advantages and Challenges of OFDM Signalling
There are several advantages and challenges related to this transmission scheme [20].
The OFDM signalling is known to have the following key advantages, compared to
single-carrier signaling:
• OFDM is spectrally efficient and the subcarriers can be brought closer to-
gether, since the subcarriers do not interfere with each other.
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• OFDM allows for an effective way of dealing with multipath fading.
• OFDM is robust against narrowband interference, which affects only a small
percentage of the subcarriers. In a single carrier system, a single fade or
interferer can cause the entire link to fail; in a multicarrier system, only a
small percentage of subcarriers will be affected. Error correction coding can
be adopted to recover the erroneous subcarriers.
• Ability to adapt to changes in regulations. Channels and subcarriers can be
turned on/off dynamically to comply with changing regulations.
On the other hand, two disadvantages are often associated with OFDM. First,
OFDM is more sensitive to frequency offset and phase noise, compared to single
carrier modulation. Second, OFDM has a relatively large peak-to-average power
ratio, which tends to reduce the power efficiency of RF amplifiers.
Peak-to-Average Power Ratio Reduction Techniques
Spectrally efficient modulation formats, such as OFDM, impose strict limits on
spectral distortion that can be tolerated. However, one of the main drawbacks as-
sociated with OFDM signaling is the high peak-to-average power ratio (PAPR) of
the transmit signal. In order to limit the energy spilling outside the specified en-
velope, i.e. spectral regrowth, the transmit power amplifier must be operated in
its linear region, where the power conversion is inefficient. In low-cost applications,
the drawback of high PAPR may outweigh all the potential benefits of multicar-
rier transmission systems. Several approaches have been proposed to mitigate the
shortcomings of high PAPR [23, 24]. These techniques include amplitude clipping,
coding, tone reservation, tone injection, active constellation extension, and multiple
signal representation techniques like partial transmit sequence, selected mapping
and interleaving.
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2.3.2 Spectrum Allocation for UWB
The allocated spectrum of 7.5 GHz for the physical layer solution adopting MB-
OFDM is divided into fourteen bands, as shown in Figure 2.9. The fourteen fre-
quency bands of 3.1 - 10.6 GHz are organized into five band groups - consisting
of four groups of three bands each and one group of two bands. At present, only
band group #1 is mandatory. The lower frequency, fl, centre frequency, fc, and the
higher frequency, fh, of a band with band index nb are defined as
fl(nb) = 2648 + 528× nb (MHz), (2.5)
fc(nb) = 2904 + 528× nb (MHz), and (2.6)
fh(nb) = 3160 + 528× nb (MHz), (2.7)
where 1 ≤ nb ≤ 14. The band allocation is summarized in Table 2.1.
Figure 2.9: Diagram of the Band Group allocation [14].
2.3.3 Time Spreading and Time-Frequency Code
The ECMA standard specifies two types of spreading techniques using time-
frequency codes (TFCs): one where the coded information is interleaved over three
bands, referred to as Time-Frequency Interleaving (TFI); and, one where the coded
information is transmitted on a single band, known as Fixed Frequency Interleaving
(FFI). Within each of the first four groups, four TFCs using TFI and three TFCs
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Table 2.1: Band Group Allocation [14].
Band Band index Lower Frequency Centre Frequency Upper Frequency
Group (nb) (MHz) (MHz) (MHz)
1 1 3168 3432 3696
2 3696 3960 4224
3 4224 4488 4752
2 4 4752 5016 5280
5 5280 5544 5808
6 5808 6072 6336
3 7 6336 6600 6864
8 6864 7128 7392
9 7392 7656 7920
4 10 7920 8184 8448
11 8448 8712 8976
12 8976 9240 9504
5 13 9504 9768 10032
14 10032 10296 10560
using FFI are defined, while for the fifth group, only two TFCs using FFI are de-
fined. The TFCs for the mandatory Band Group #1 are defined in Table 2.2 as
function of Band index values and an example of a UWB system employing TFI is
illustrated in Figure 2.10. Here, a TFC of 1 is adopted where the first symbol is
transmitted on band #1, the second symbol is transmitted on band #2, the third
symbol is transmitted on band #3, and the subsequent symbols are transmitted in
the same sequence.
Table 2.2: Time-Frequency Codes for Band Group #1 [14].
TFC Number Band ID for TFC
1 1 2 3 1 2 3
2 1 3 2 1 3 2
3 1 1 2 2 3 3
4 1 1 3 3 2 2
5 1 1 1 1 1 1
6 2 2 2 2 2 2
7 3 3 3 3 3 3
2.3 Characteristics of Multi-Band OFDM Signals 49
Figure 2.10: Example of MB-OFDM system employing Time Frequency Interleaving with
a TFC of 1 within Band Channel #1 [14].
2.3.4 Zero-Padded Suffix
Illustrated in Figure 2.10, the symbol is created by appending a zero-padded suffix
(ZPS) to the OFDM symbol, contrary to the introduction of a cyclic prefix at the
beginning of the OFDM symbol, as discussed in Section 2.3.1. The ZPS serves three
purposes [14, 25]:
• Similar to the cyclic prefix, it mitigates the effects of multipath,
• It provides a time window (guard interval) to allow sufficient time for the
transmitter and receiver to switch between the different centre frequencies,
• The use of cyclic prefix introduces ripples in the power spectral density, which
require power back-off at the transmitter [25]. On the contrary, the ripples
in the power spectral density are reduced when a zero padded suffix is added
and averaging is performed. As a result, it allows the system to transmit at a
higher maximum power.
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2.3.5 Subcarrier Mapping and Timing Parameters
A total of 110 subcarriers (100 data carriers and 10 guard carriers) are used to
transmit information and 12 pilot subcarriers are introduced for coherent detection.
The number of the different types of subcarriers along with the timing parameters
associated with the OFDM PHY are listed in Table 2.3, while the mapping of
the data, pilot and guard subcarriers within an OFDM symbol is illustrated in
Figure 2.11.
Table 2.3: Timing-related parameters [14].
Parameter Description Value
fs Bandwidth 528 MHz
NFFT Total number of subcarriers (FFT size) 128
ND Number of data subcarriers 100
NP Number of defined pilot carriers 12
NG Number of guard carriers 10
NT Number of total subcarriers used 122 (= ND + NP +NG)
∆F Subcarrier frequency spacing 4.125 MHz (= fs/128)
TFFT IFFT/FFT period 242.42 ns (1/∆F )
NZPS Number of samples in zero-padded suffix 37
TZPS Zero-padded suffix duration in time 70.08 ns (= NZPS/fs)
TSYM Symbol interval 312.5 ns (= TFFT + TZPS)
Data rates 53.3, 80, 110, 160,
200, 320, 400, and 480 Mb/s
Figure 2.11: Mapping from data, guard and pilot subcarriers to logical frequency subcar-
riers [14].
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2.3.6 Transmit Power Spectral Density Mask
The standard expects the spectral density of the transmitted signal to fulfill the
following transmit power spectral mask emission requirements (relative to the peak
power spectral density), as shown in Figure 2.12:
• 0 dBr from -260 MHz to 260 MHz around the centre frequency,
• A limit of -12 dBr at 285 MHz frequency offset, and
• A limit of -20 dBr at 330 MHz frequency offset and above.
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Figure 2.12: Transmit power spectral density mask [14].
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2.4 Summary
In this chapter we have presented the background material on Ultra-WideBand and
the UWB standard based on the multiband OFDM approach. We have first studied
why UWB is suitable for high-speed WPANs. Next, we looked at the standardization
efforts for UWB over the past few years by IEEE, ECMA and ISO/IEC. Following
that, we turned our attention to the physical layer solution supported by ECMA-368
– the multiband-OFDM approach.
The second part of this chapter began with the principles of Orthogonal Frequency
Division Multiplexing signaling: namely the basic characteristics, multipath fading,
intersymbol and intercarrier interferences, advantages and challenges. Various is-
sues related to UWB based on MB-OFDM, such as the spectrum allocation, time
spreading and time-frequency code, subcarrier mapping and the transmit mask were
discussed next.
UWB, based on the MB-OFDM approach, looks to be a solution for the high-speed
WPAN as it promises cost-effective, power-efficient, high data throughput solution.
In the next chapter, we will study a suitable transmitter architecture for this wireless
standard.
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Chapter 3
RF Transmitter Architecture and
Power Amplifiers
3.1 Introduction
In a wireless system, a signal is generated and transmitted through an antenna. A
transmitter is one of the most important subsystems in a wireless system since it is
responsible for the generation of the signal. The transmitter must efficiently produce
enough output power to ensure that the system has sufficient range, whilst ensuring
that power is not transmitted into neighbouring adjacent channels. This may occur
due to the distortion components introduced when the front end power amplifier is
operated in the nonlinear region. Though the unwanted frequency components can
be filtered before they reach the antenna, the overall efficiency would be reduced,
since the desired signal is also attenuated by the filter. To compensate for the loss,
the amplifier needs to generate more power, which results in the increase of the
power dissipation and a drop in the efficiency.
In this chapter, we will briefly review the direct conversion architecture and some
of its limitations. Amplitude and frequency modulation techniques and their im-
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plications to RF front end power amplifier within the wireless transmitter are then
discussed. In addition, we present a study on the estimation of the power efficiency
based on the static and dynamic power dissipations. A discussion on power ampli-
fier design issues ensues, before we conclude the chapter with a review of linear and
switching power amplifiers.
3.2 Direct Conversion Architecture
One of the most popular transmitter architectures is the direct-conversion architec-
ture, shown in Figure 3.1 [26, 27]. The in-phase and quadrature baseband signals
are first converted into the analog domain with digital-to-analog converters. Next,
the signals are lowpass filtered and upconverted to radio frequency with carriers by
modulating a local oscillator (LO). The bandpass filter is required after the modu-
lation to suppress the out of band signals generated by the harmonic distortion of
the carrier. A power amplifier (PA) is the last stage in the transmitter path, where
it performs antenna impedance matching and brings the transmitted signal to the
required power level. The relationship between the baseband in-phase signal, I(t),
and quadrature signal, Q(t), and the RF output signal is given by
vRF (t) = I(t) cos(ωct) +Q(t) sin(ωct). (3.1)
Modulation and upconversion occur in the same circuit and hence this transmitter
architecture is potentially suitable for high integration level solutions. Notwith-
standing, this architecture faces a number of limitations, which include injection
pulling, and mismatches in the amplitude and phase.
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Figure 3.1: Direct Conversion Architecture [26, 27].
3.2.1 Injection Pulling
The direct conversion architecture suffer from an important drawback, where the PA
output can cause disturbances to the local oscillator [2, 26]. This issue arises as the
feedback disturbance from the PA is a high-power modulated waveform centred on
the oscillator frequency. The local oscillator (LO) tries to track the external stimulus
if it is at a frequency sufficiently close to the oscillator frequency in a mechanism
known as “injection pulling” or “injection locking”. As shown in Figure 3.2, when
the frequency of the injected noise is close to the oscillator natural frequency, the
local oscillator output is disturbed increasingly as the interferer magnitude increases,
eventually “locking” to the noise frequency. This problem worsens if the PA is turned
on and off periodically, since it will result in the LO hopping back and forth between
two or more frequencies.
The issue of injection locking can be mitigated if the PA output frequency is suf-
ficiently higher or lower than the oscillator frequency. This can be achieved by
a superheterodyne (2-stage converter) architecture. First, the baseband I(t) and
Q(t) signals undergo quadrature modulation at a lower frequency, ω1, before the
bandpass-filtered result is upconverted to ω1 + ω2. By upconverting the baseband
signal in two or more steps, the PA output spectrum would be far from the fre-
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Figure 3.2: Frequency spectrum at the local oscillator. As the power of the injected noise
increases, the centre frequency of the LO is “pulled” towards the noise frequency, “locking”
to it eventually [2].
quency of the local oscillators. However, the superheterodyne converter requires
narrowband band pass filters, which cannot be presently implemented on-chip, to
remove unwanted sidebands [28]. This is likely to result in an increase in the cost,
complexity and power consumption of the architecture.
3.2.2 Amplitude and Phase Mismatches
A major weakness of the direct-conversion architecture is that amplitude and phase
mismatches in the quadrature I(t) and Q(t) signals can affect the performance sig-
nificantly [27]. Phase shifters – which are required in quadrature architectures –
introduces phase and gain errors in general. These errors can corrupt the signal
constellation and cause the bit error rate to increase. Signal processing techniques
can be utilized to correct the corruptions in the signal constellation. In addition,
mismatches also result in cross talk between the I(t) and Q(t) data stream, modu-
lated on the quadrature phases of the carrier.
3.3 Modulation schemes
Modulation is the method where baseband information (which can be voice, digital
data, analog video and so on) is inserted onto an RF carrier wave, by varying
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certain parameters of a carrier according to the baseband signal. A carrier wave can
be expressed as
vRF (t) = A(t)cos[wct+ φ(t)], (3.2)
where A(t) and φ(t) are functions of time, and we could vary the amplitude A(t)
or/and the phase φ(t) to perform modulation.
In amplitude modulation, the information is imprinted on an RF carrier by mod-
ulating the amplitude of the carrier, i.e., A(t) is varying. The variation of A(t)
requires the need of a highly linear and low efficient power amplifier; otherwise,
non-linearity in the power amplifier will spread the spectrum of the desired signal
into neighbouring bands. This effect, known as “spectral regrowth”, is illustrated
in Figure 3.3, where the distortion introduced by a nonlinear PA result in spectral
leakage into adjacent channels.
Figure 3.3: Generation of adjacent power in a nonlinear PA [2]. The effect of spectral
component appearing in adjacent channels is known as “spectral regrowth”.
On the other hand, frequency modulation accomplishes the modulation process
by altering the carrier’s frequency (or phase) in step with the baseband signal’s
changes in amplitude. In this case, A(t) does not vary with time and the frequency-
modulated signal has a constant envelope. Such a waveform carries information only
in the zero-crossing points and therefore it can be processed by a nonlinear power
amplifier with high power efficiency. However, note that the signal might occupy a
3.4 Power Efficiency 58
relatively wide spectrum if the frequency experiences abrupt changes from one bit
to the other without a smooth transition.
Orthogonal Frequency Division Multiplexing, which is been studied in this thesis,
is an example of a signal that exhibits both amplitude and phase modulations.
Modulation formats exhibit trade-offs between bandwidth efficiency, power efficiency
and detectability [2]. These parameters are important as they impact the capacity,
the talk time and the maximum range respectively. The design of the transmitter
(in particular the power amplifier) deals primarily with the trade-off between the
bandwidth and power efficiency.
3.4 Power Efficiency
Power efficiency (of the power amplifier) has always been a major concern for mobile
devices, since it impacts the battery life directly. Efficiency, η, also known as dc-to-
RF efficiency, is a measure of how effectively power from the DC power supply is
converted into output power, and it is given as [29]
η =
Pout
Pdc
,
where Pout is the output power and Pdc is the power from the supply. Another
definition for power efficiency is the power added efficiency (PAE) which takes the
gain of the amplifier into account as follows [29]:
PAE =
Pout − Pin
Pdc
=
Pout − Pout/G
Pdc
= η(1− 1
G
),
3.4 Power Efficiency 59
where G is the power gain Pout/Pin. As the power gain increases, the PAE will
approach the value of the dc-to-RF efficiency.
Here, we like to define efficiency slightly different to the dc-to-RF efficiency, as
η =
Pdc − Pdis
Pdc
= 1− Pdis
Pdc
, (3.3)
where Pdis is the power dissipated in the architecture. In order for (3.3) to hold true,
the following assumption must be made: Significant levels of power are dissipated
in the power amplifier transistor circuit and the power dissipated in other parts of
the system is negligible. In general, the power dissipation associated with a CMOS
integrated circuit can be attributed to the following [30, 31, 32]:
1. Static power dissipation - due to leakage current flowing in quiescent state.
2. Dynamic power dissipation - due to:
• Short Circuit power dissipation during transient switching current, and
• Capacitance load power dissipation.
which we will discuss in detail next.
3.4.1 Static power dissipation
Consider a CMOS inverter, depicted in Figure 3.4, which consists of a p-MOS device
and a n-MOS device. If the input is low, the n-MOS device is OFF and the p-MOS
device is ON, and the output is high. When the input becomes high, the n-MOS
device is ON and the p-MOS is OFF, resulting in a low at the output. One of the
transistors is always OFF when the gate is in either of the logic states. As no current
flows into the gate terminal and there is no DC current path from Vdd to ground,
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the quiescent (steady state) current, and hence quiescent power dissipation, is zero.
However, due to reverse-bias leakage between the diffused regions and the substrate,
a small amount of leakage current flows from Vdd to the ground when the device is
not active. The quiescent power dissipation, Pq, is the product of the device leakage
current and the supply voltage, expressed as [31, 32]
Pq =
n∑
1
leakage current× Vdd,
where n = number of gates.
Figure 3.4: CMOS inverter states for static power dissipation [31, 32].
Though the concept of quiescent power dissipation has been discussed for a CMOS
inverter, it also applies to switching amplifiers, which consist of a single MOS device.
Given that the quiescent power dissipation is proportional to the number of gates
and that leakage currents are in the order of µA [30, 31], it is often assumed to be
negligible [33].
3.4.2 Dynamic power dissipation
Dynamic power dissipation arises primarily due to the charging and discharging of
capacitance present in the circuitry, and it can be categorized into short circuit and
capacitance load power dissipations.
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Short Circuit power dissipation
Short circuit power dissipation, Psc, is due to current spiking during switching [30].
While the input to a gate is making a transition between the logic states, the de-
vice could be partially ON, where a low impedance path is formed from the power
supply to the ground. As reported in [34], the short circuit dissipation is directly
proportional to the frequency of switching - the more often a device is switched, the
more often the input is situated between the logic levels, causing the device to be
partially turned on - and the input rise and fall time of the inverter. Assuming that
the input signal is able to switch from one state to the other state instantaneously
that result in very short rise and fall times, short circuit power dissipation can be
deemed as negligible.
Capacitance load power dissipation
The final contributor to power dissipation is the charging and discharging of ca-
pacitances within a system. Here, the power dissipation of a CMOS gate is directly
related to its switching activity. Several assumptions have been given in constructing
the power dissipation model [35]:
1. The only capacitance in a CMOS gate is the output capacitance.
2. The current flows through some path either from the power supply to the
output capacitor, or from the output capacitor to the ground.
3. Any change in the output voltage of a gate is either a change from Vdd to 0 V
or vice versa.
The assumptions imply that the energy dissipated by a CMOS gate each time the
output switches is the same as the energy stored in the capacitor associated to the
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output of the gate. The average dynamic power dissipated by a CMOS circuit can
be given as [35]
Pd =
Cl.V
2
dd.E(transitions)
2.T
, (3.4)
where Cl refers to the load capacitance; Vdd is the power supply voltage; T is the
global clock period; and E(transitions) is the average number of gate output tran-
sitions per clock cycle, i.e., the switching activity. All the parameters of (3.4) are
implementation and technology dependent, other than the switching activity fac-
tor, which depends on factors like the type of operation being performed and the
input signal probabilities. By replacing the parameters E(transitions)/T with tsw×
DR – tsw is the switching time of the CMOS technology while DR refers to the
data/symbol rate at which the gate is expected to switch – equation (3.4) becomes
Pd =
Cl.V
2
dd
2
.tsw.DR. (3.5)
3.4.3 Estimation of Power Efficiency
Based on the preceding sections, (3.3) can be expressed as
η = 1− Pdis
Pdc
≈ 1− Pq + Psc + Pd
Pdc
≈ 1− Pd
Pdc
, based on the given assumptions in the preceding sections
≈ 1− Cl.V
2
dd
2.Pdc
.tsw.DR
≈ 1− κ.tsw.DR, (3.6)
where κ =
Cl.V
2
dd
2.Pdc
. When the value of κ approaches one, an upper bound for the
power efficiency can be obtained based on the minimum power dissipated by these
amplifiers which is equal to the symbol rate multiplied by the switching time of the
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technology used. The estimated maximum efficiency is thus approximately equal
to 1 - (switching time of transistor × data rate). For a 20 GHz technology, the
estimated maximum efficiency for a data rate of 480 Mbps is in the neighbourhood
of 95%. In fact, we expect higher efficiency with faster technologies. The above
discussion is based on an architecture with a single amplifier stage. Where more
than one stage is required, the power efficiency of each stage might be statistically
different with some degree of deviation from the result achieved above.
3.5 Power Amplifier design issues
Mobile devices are facing increasing demands to support multimode applications
(adopting both constant-envelope and envelope-varying signals [36]) and this trend
results in a fundamental conflict in PA circuit design. While we have estimated
the power efficiency of an amplifier based on the power dissipation previously, the
efficiency is actually directly impacted by its region of operation. Power amplifier
efficiency in converting applied DC power to output RF power increases as the
amplifier approaches output compression (waveform clipping). When the amplifier
is operated near this region, it begins to run out of room for its maximum output
voltage swing, and the output becomes compressed. It is desirable to operate the PA
close to, or within, the compression region for maximum efficiency. However, if we
operate in that region, the output power is no longer dependent on the input power
and control of the output power is achieved by varying the bias on the amplifier
transistor, effectively operating the PA as a variable gain device, as illustrated in
Figure 3.5.
If the input signal has a varying amplitude, the PA must be operated in the linear
region at fixed gain (Figure 3.5), as the operation of the PA in the compression
region will result in severe signal distortion. Hence, there always exists a trade-
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Figure 3.5: Comparison of linear, fixed gain amplifier for envelope varying signals, and
compressed, variable gain operation for constant envelope signal [36]. Output power backoff
is often required so that the linearity requirement is met.
off between the linearity (which often depends on the modulation scheme) and the
power efficiency. In the next section, we should take a brief look at the various
classes of power amplifiers.
3.6 Classification of Power Amplifiers
Power amplifiers can be generally divided into two groups: linear and switching
amplifiers. While the different classes of amplifiers within each group differ greatly
in terms of linearity, the classification provides an useful insight into the operations
of various classes and the trade-offs involved in choosing a specific topology [37].
3.6.1 Linear Amplifiers
In the group of linear power amplifiers, the output transistor operates as a current
source. Linear operation means that the amplitude of the signal at the output of the
amplifier is a linear or quasi-linear function of the amplitude of the input signal [37].
As such, the waveforms of the current and voltage through and across the output
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device are full or partial sinusoids, depending on the portion of the RF cycle the
device (a MOSFET) operates in the saturation region (i.e., the device behaves as
a controlled-current source). This is known as the conduction angle, which will
determine the class of operation (classes A, B or C) the transistor is operated in.
All these amplifiers (based on MOSFET implementation) use the same basic single-
ended topology as illustrated in Figure 3.6, where the transistor operates in the
common-source configuration [38]. The circuit includes
 

Figure 3.6: A generic output stage for power amplifier operating in classes A, B and
C [37, 38].
• RF chokes, to provide DC biasing to the gate and the drain. The RF chokes
are assumed to be ideal such that the reactances at the operating frequency
are infinite. Consequently, a DC bias voltage applied at the gate ensures that
a quiescent current is flowing from the dc voltage supply (Vdd) through the
transistor. The large inductance at the drain will set the dc voltage to Vdd,
while allowing the voltage to swing between ground and 2 Vdd [37].
• DC-blocking capacitors, to ensure that no DC current is flowing to the input
and the output ports. It is assumed that the capacitor is a short circuit at the
operating frequency.
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• Filters, to reduce the higher harmonic components that might be introduced.
Class A Power Amplifiers
It is assumed that a Class A amplifier is biased such that the transistor operates
(quasi) linearly [39], albeit at the expense of power efficiency. This is because the
FET is constantly biased in the saturation region of operation and consuming power,
even when there is no input signal. This is evident in the time domain waveforms
shown in Figure 3.7.
Figure 3.7: Drain voltage and current waveforms for an ideal Class A amplifier [39].
The instantaneous drain current can be given as [39]
iD = IDC − irf .sinωt, (3.7)
where IDC is the quiescent current; irf , is the amplitude of the signal component of
the drain current; and ω is the signal frequency. The output voltage is the product
of the signal current and the load resistance, given as vo = irfRL.sinωt, and the
drain voltage is the sum of the DC drain voltage and the signal voltage. As the
ideal RF choke presents a DC short, the drain voltage swings symmetrically about
3.6 Classification of Power Amplifiers 67
VDD [39]. Thus, the output transistor must be able to withstand the maximum
drain-to-source voltage of 2VDD and the peak drain current of 2VDD/RL [39].
Now, the power delivered to the resistor, RL, can be expressed as
Prf =
i2rfRL
2
. (3.8)
Assuming that the transistor is constantly conducting current, the quiescent drain
current, IDC , must be equal to the amplitude of the signal component, irf . Thus,
the input DC power is
PDC = IDC .VDD = irf .VDD. (3.9)
Hence, the drain efficiency of the Class A PA can be obtained as
η =
Prf
PDC
=
i2rf (RL/2)
irf .VDD
=
irfRL
2VDD
. (3.10)
Based on Equation (3.10), the maximum sinusoidal efficiency of 50% only occurs
at the maximum (idealized) output swing, where the absolute maximum for the
product irf .RL is VDD [38].
Reduced Conduction Angle: Class AB, B and C
In a Class A amplifier, the transistor is always conducting current, which leads
to low efficiency. Higher efficiency can be obtained – although at the expense of
linearity – if the transistor does not have to conduct current all the time. This is
achieved by reducing the DC bias at the gate. Figure 3.8 shows the time domain
waveforms in an amplifier with reduced conduction angle, achieved through turning
the output transistor off during the period of the sinusoid where the drain voltage
(Figure 3.8(a)) is near the maximum [37].
Assuming that a complete cycle of the signal is 2pi, the amplifier operates in the
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various class depending on the conduction angle, 2θ, as follows:
• The Class AB PA conducts somewhere between 50% and 100% (Figure 3.8(b)).
Hence, pi < 2θ < 2pi.
• The Class B PA conducts 50% of the time (Figure 3.8(c)). Hence, 2θ = pi.
• the Class C PA conducts <50% of the time (Figure 3.8(d)). Hence, 2θ < pi.
Figure 3.8: Time domain waveforms in an amplifier with reduced conduction angle. (a)
Drain voltage, and the Conduction angle for (b) Class AB operation, (c) Class B operation
and (d) Class C operation.
For a given output power, the peak current drawn by the device increases as the
conduction angle is reduced, hence a larger output device is needed to handle the
large instantaneous current [37]. Second, turning the transistor off results in the
generation of higher harmonic components and the termination of the harmonic
components is crucial for the shaping of the voltage and current waveforms, as it
directly impacts the efficiency of the PA [38]. Hence, linear amplifiers with reduced
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conduction angles are often used with narrow-band matching network at the output
to suppress the harmonics in the signal and force a sinusoidal output voltage [37].
We should derive a generic expression for the drain efficiency based on a Class C
PA operation [39], and use it to estimate the drain efficiencies for the Class AB and
Class B amplifier. In the case of a Class C amplifier, the gate is biased such that
the transistor conducts less than half the time (Figure 3.8(d)). The drain current
is identical to Equation (3.7), iD = IDC - irf .sinωt, although IDC is now negative.
Nonetheless, during the time when the transistor is on, the overall drain current iD
is always greater than zero. We begin the derivation by solving for the total angle
over which the drain current in Figure 3.8(d) is non-zero, which gives
IDC − irfsin(3pi
2
− θ) = 0
IDC = −irfcos(θ). (3.11)
The average drain current is computed as
i¯D =
1
2pi
∫ 3pi
2
+θ
3pi
2
−θ
(IDC − irf .sinφ)dφ
=
1
pi
(θIDC + irf sinθ)
=
irf
pi
(sinθ − θcosθ), (3.12)
and the average DC power is PDC = VDD.i¯D.
Next, in order to determine the power delivered to the load, we need to compute
the fundamental component in the Fourier series, which is given as [37]
ifund =
1
pi
∫ 3pi
2
+θ
3pi
2
−θ
(IDC − irf .sinφ)(sinφ)dφ
=
1
2pi
(4IDCθ + 2irfθ + irfsin2θ)
=
irf
2pi
(2θ − sin2θ). (3.13)
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As a result, the power delivered to the load is obtained as Prf =
1
2
(i2fund.RL).
Finally, the drain efficiency can be calculated as
η =
Prf
PDC
=
1
2
(i2fund.RL)
irf .VDD
=
2θ − sin2θ
4(sinθ − θcosθ) . (3.14)
Based on the plot of the drain efficiency in Figure 3.9, the maximum efficiency
increases from 50% for Class A PA to about 78.5% for Class B PA to 100% as the
conduction angle shrinks towards zero. However, the gain and output power drops
with decreasing conduction angle, resulting in the attainment of less than 100%
efficiency in practice [39].
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Figure 3.9: Drain efficiency as a function of the conduction angle.
3.6.2 Switching Amplifiers
The topic of switching amplifiers, which includes those referred to as Classes D,
E and F, is beyond the scope of the thesis and we shall discuss qualitatively the
concept behind the high power efficiency of switching amplifiers. A major difference
between a switching amplifier and a linear amplifier is the hard nonlinearity of the
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amplifier. Even though Class AB and C are nonlinear, there exists a relationship
between the input and the output amplitude. On the contrary, since a switch can
only be on or off, once the input voltage is large enough to turn on the transistor,
the output will have a constant amplitude dependent only on the supply voltage.
In a switching amplifier, the transistor acts as a simple switch, operating in the
triode region, and there is no overlap between current and voltage ideally. Thus the
switch’s voltage-current product is always zero and since the transistor dissipates
no power, 100% power efficiency can be obtained. However, in practice, saturation
voltages in the switching PAs are non-zero, which result in static dissipations in such
PAs [39]. Furthermore, finite switching speeds imply that the switch voltage-current
product during transitions is non-zero. Thus, switching amplifiers function well only
at frequencies much lower than the cut-off frequency.
The Class E PA is designed to minimize the loss caused by the current-voltage
overlap during device transitions. This is achieved by using a high-order reactive
network to shape the switch voltage to have both zero value and zero slope at switch
turn-on, thus reducing switch losses [39]. On the other hand, Class F amplifiers were
developed based on the concept of providing transitions that are much sharper than
those of a sinusoid [39]. This is done by adding the appropriate reactive termination
such that all of the odd harmonics of the drain voltage will see no load. As a result,
a square wave voltage appears at the drain. Furthermore, an output tank, tuned
to resonant at the carrier frequency, is added to ensure that the drain current is a
sinusoid when the transistor is on. By arranging for the square-wave voltage to see
no load at all frequencies above the fundamental, the switch current is ideally zero
both at switch turn-on and turn-off times. Since the switch dissipates no power, the
Class F amplifier is capable of 100% efficiency in theory.
Due to the nonlinearity natures, Class C and the switching amplifiers are essentially
constant-envelope amplifiers, as they do not normally provide an output propor-
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tional to the input [39]. Thus, these amplifiers tend to perform best for frequency-
modulated signals. Nonetheless, it is still possible to use these amplifiers in appli-
cations requiring linear operation.
3.7 Summary
In this chapter, we have reviewed a traditional transmitter architecture and dis-
cussed some of the disadvantages associated with it, such as injection pulling and
mismatches in the amplitude and phases. Following that, we discussed about the
two modulation schemes – amplitude and frequency modulations – and highlight
the type of front end power amplifiers that are suitable for each modulation scheme.
While linear, but inefficient, amplifiers are necessary to amplify amplitude modu-
lated signals, frequency modulated signals can be amplified by nonlinear and highly
efficient amplifiers.
Power efficiency is an important topic for mobile device as it directly impacts the
battery life. Hence, we derive the power efficiency based on the static and dynamic
power dissipations in a single stage of amplifier. Nonetheless, the efficiency of a
power amplifier is actually affected directly by its region of operation. Hence, we
briefly reviewed power amplifier design issues, before we covered the two classifica-
tion and power efficiency performance of amplifiers: the linear and the switching
amplifiers.
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Chapter 4
Polar Modulation
4.1 Introduction
Universal coverage forces wireless communication devices to operate with both
constant-envelope signals – like GSM and Bluetooth – and envelope-varying sig-
nals – like EDGE and WLAN. Furthermore, in order to reduce cost and the system
complexity, designers are driven to provide multimode and multi-band solutions that
can handle various standards without redundant hardware [40]. The ideal solution
is to integrate the entire system, from the digital baseband circuitry to the RF fron-
tends, onto a single CMOS chip. Notwithstanding, the design of such a transmitter
is highly demanding since the power amplifier needs to meet the stringent require-
ments of all the integrated standards as well as provide highest-efficiency operation
over a wide bandwidth.
A linear amplifier is one possible approach to cater to the need for multimode oper-
ations, driven by the need to support constant-envelope signals. However, a linear
power amplifier has the drawback of lower power efficiency and hence reduced bat-
tery lifetime. As a result, there is a growing demand for methods of enhancing the
power efficiency of the front end power amplifiers. Linearization techniques have
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been developed to enable the operation of the RF power amplifiers in more efficient,
though less linear, mode while compensating for the degraded linearity by means
of additional control circuitry. In the ideal case, these techniques result in lowering
the overall distortion to acceptable levels without degrading the power efficiency.
Polar modulation is one such technique, which provides advantages without com-
promising power efficiency. This is because the linearity issue can be shifted to a
low frequency, resulting in a highly-efficient RF path. In addition, a high level of
integration can be achieved.
In this chapter, we will first review the background of polar modulation. Following
that, the advantages and challenges of the polar modulation will be highlighted.
Next, we will discuss the future trend of polar modulation been adopted as a mul-
timode solution. The second part of this chapter focuses on a survey on the state-
of-the arts. First, a study on the performances of the various works done by fellow
researchers is conducted. We then divide the state-of-the-arts broadly into three
categories and briefly discuss the architecture under each category. After deciding
on a suitable architecture for UWB, we conclude the section with a discussion on
unit-weighted and binary-weighted architectures.
4.2 Background on Polar Modulation
The concept of polar modulation [4, 41] originates from the Envelope Elimination
and Restoration (EER) technique [42], where a modulated RF signal can be repre-
sented by its envelope, A(t), and phase, φ(t), components. It is therefore possible
to employ an efficient nonlinear power amplifier for linear amplification if we can
separate the envelope and phase information, and recombine the components at the
output. While the splitting of the input signal (into the envelope and phase com-
ponents) is performed at radio frequency in the EER technique, polar modulation
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employs the cartesian-to-polar processing at baseband frequency.
The RF output signal can be represented by the polar coordinates in addition to
the in-phase and quadrature components, given as
vRF (t) = I(t)cos(ωct) +Q(t)sin(ωct)
= A(t)cos(ωct+ θ(t)), where (4.1)
A(t) =
√
I2(t) +Q2(t), and
θ(t) = tan−1
(
Q(t)
I(t)
)
.
The cartesian-to-polar conversion can be performed by a COordinate Rotation DIg-
ital Computer (CORDIC) algorithm, implemented in DSP [43]. The algorithm,
credited to Volder [44], is a class of iterative solutions developed to compute a
wide range of functions including trigonometric, hyperbolic, linear and logarithmic
functions using shift and add operations [43]. A brief discussion on the CORDIC
algorithm can be found in Appendix A.
The concept of a polar modulated power amplifier is illustrated in Figure 4.1. The
phase modulated RF signal can be amplified by a switching or saturated amplifier.
In such amplifiers, the amplitude relationship between the RF input signal and the
RF output signal is lost, though the output voltage is linearly dependent on the
supply voltage of the power amplifier. Therefore, if the supply voltage is modulated
by the envelope signal, the envelope and phase components can be recombined at
the output of the switching amplifier. In a polar modulated PA, the amplitude
linearity requirement is completely shifted to the envelope path and the phase path
only needs to have phase linearity [4]. It is likely to be easier to achieve linearity at
a lower power dissipation now that the entire envelope path functions at baseband.
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Figure 4.1: Block diagram of a polar modulated power amplifier [4].
4.2.1 Advantages and Challenges of Polar Modulation
There are several advantages associated with polar modulation. One of the motiva-
tions to employ polar modulation is the high power efficiency, typically higher than
that achieved by the best linear transmitter [36]. Second, the RF circuitry for polar
modulation can be realized using digital gates, which can be readily scaled down
with process in accordance with Moore’s Law. Furthermore, polar modulation has
been demonstrated in the highly integrated CMOS technology where signal gener-
ation and linearity improvement can be achieved through the use of digital signal
processing [4, 45, 46]. Due to the elimination of the quadrature modulator, there
are no carrier suppression nor image sideband suppression problems, so polar mod-
ulation is likely to have good modulation accuracy. Another advantage associated
with polar modulation is the potential of low operating temperature, due to very
low RF device power dissipation.
On the other hand, differential delay between the envelope and the phase-modulated
paths, low-pass filtering of the envelope signal and AM-PM distortion are likely to
be the main causes for linearity degradation in a polar modulated power amplifier.
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4.3 Future Trend for Polar Modulation
There is an increasing trend of migration of a mobile device to support several
modes and a number of standards simultaneously with both constant-envelope and
varying-envelope signals [36]. It is becoming increasingly challenging to meet all
requirements for near-future mobile devices while also providing multi-mode opera-
tion using bandwidth-efficient signals. Polar modulation is fast gaining popularity
to meet the objectives for multi-mode and multi-band mobile devices [36, 41, 47].
In addition, systems with wider spectrums and tighter accuracy requirements, like
the WLAN, are also moving towards polar modulation to boost efficiency and the
battery life [48]. Moreover, the highly digital implementation nature of polar modu-
lation makes the performance insensitive to process spread in the analog performance
of deep-submicron transistors and highly portable to newer process generations.
4.3.1 Performance Comparison of the State-Of-The-Arts
There has been a growing popularity for systems with wider spectra moving towards
polar modulation to boost efficiency: from RFID, to EDGE, to WLAN. The perfor-
mances of the current state-of-the-art polar modulators are summarized in Table 4.1,
where several observations can be derived from the performance comparison:
• There is an increasing trend of multi-mode operation in the same radio.
• Polar modulation has been adopted for wireless standards with higher band-
width requirements, such as WLAN, where the signal bandwidth is 20 MHz.
Nonetheless, the fractional bandwidth remains very small, where the highest
achieved is only slightly above 1%. On the contrary, the fractional bandwidth
of UWB – the focus of this work – ranges from 5.13% to 15.38%, depending
on the band of operation.
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Table 4.1: Performance Comparison for the State-of-The-Art results.
Year Targeted Technology Bandwidth Centre Fractional Supply Pout Efficiency
Application(s) Frequency Bandwidth Voltage
(MHz) (GHz) (%) (V) (dBm) (%)
[4] 2005 GSM/EDGE 180 nm CMOS 0.384 1.75 0.022 3.3 23.8 22
[46] 2005 GSM 90 nm CMOS 0.384 0.8242 0.049 1.4 10 40
EDGE 0.384 1.71 0.023
[49] 2008 UHF 250 nm CMOS 0.2 0.91 0.022 2.5 24 42.5
[50] 2008 CDMA2000 1X GaAs HBT 1.23 1.95 0.063 3.3 4 - 19 19 - 36
[51] 2009 EDGE 2 µm HBT & 0.384 1.88 0.020 3.3 27.8 45.3
WCDMA 130 nm CMOS 3.84 0.204 29 46
m-WiMax 5 0.266 23.9 34.3
[40]† 2009 GSM/EDGE 130 nm SOI CMOS 0.384 0.90 0.043 1.2 24.9 62.7
WCDMA 3.84 0.427
[45] 2008 WLAN 180 nm CMOS 20 1.56 1.282 1.7 6.7 - 8.9 13.6 - 14.7
[48] 2007 WLAN 90 nm CMOS 20 2.45 0.816 1.2 20.4 22.4
[52] 2008 Bluetooth 65 nm CMOS 1 2 0.050 2.5 19.7 26
WLAN 20 1.000 16.7 24
† Power Measurements were performed under continuous-wave operation and the fractional bandwidth results are estimated
based on its suggested applications: GSM/EDGE and WCDMA.
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• The state-of-the-art polar modulators are reported to be operating at output
power levels ranging from 4 dBm to 29 dBm, though 6 of the 9 surveyed polar
modulators are designed for operations in the region of 20 dBm. It remains to
be seen if it can also be adopted for systems with low power requirements.
• With the advancement in digital CMOS technologies, there is scaling of supply
voltages towards lower value while maintaining high output power levels.
• In general, there looks to be a case of decreasing efficiency (from the neigh-
bourhood of 40% to the region of 20%) as the bandwidth becomes wider.
In view of the survey, it remains a challenge to pursue a low-voltage solution for
wireless systems well beyond the current bandwidth of 20 MHz, while maintaining
high efficiency.
4.3.2 Practical Implementation for Polar Modulators
We will focus our discussion on the polar modulated power amplifier within a polar
transmitter, shown in Figure 4.1. From the study in section 4.3.1, the current
trend for polar modulated PA implementations can be broadly categorized into
three groups, though this list is non-exhaustive:
• Single switch-mode PA,
• Array of switch-mode PAs, and
• Array of linear PAs with cascode switching transistors.
Each category will be discussed next.
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Single Switch-mode PA
The polar transmitters reported in [4, 49, 50, 51] have the common trait of em-
ploying a single switch-mode power amplifier as shown in Figure 4.2. This is the
conventional polar modulation architecture where the power amplifier is utilized
as a switch instead of a current source. In this approach, the RF input signal’s
phase information is typically amplified using a nonlinear, high-efficiency PA, while
the envelope component is generally modulated through the PA’s supply voltage.
Therefore, the linearity of the amplifier is determined by the linearity of the am-
plitude modulator [45]. However, high peak-to-average power ratios and envelope
bandwidths required by wireless standards with wide bandwidth requirements like
WLAN (few tens of MHz) and UWB (few hundred MHz) pose extraordinary chal-
lenges to the design of a highly linear amplitude modulator. In fact, as observed
in the survey in the preceding section, the signal bandwidths achieved by the polar
transmitters based on this approach – which are only in the vicinity of a few MHz –
seem to reiterate the fact that this design is only suitable for narrowband standards.
Figure 4.2: Block diagram of a polar transmitter employing a single switch-mode power
amplifier.
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Array of Switch-mode PAs
The block diagram for the architectures employing an array of switch-mode power
amplifiers [40, 46] is illustrated in Figure 4.3. As in a typical polar transmitter,
the signal is separated into the phase and envelope components. The difference is
in the envelope signal, which is converted to a digital amplitude control word (in
thermometer code) to control the activation of an array of unit-weighted amplifiers
connected in parallel. In both references [40, 46], unit-weighted amplifiers are used
to improve A/D converter linearity.
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Figure 4.3: Block diagram of a polar transmitter employing an array of switch mode
power amplifiers.
The control logic for individual switch comprises an AND gate whose inputs are the
RF phase-modulated component and the amplitude control word. When the control
logic to the unit amplifier is low, the amplifier is deactivated. To form the final RF
output, the active amplifiers’ output currents are summed at the drain. This is a
current-mode approach suited for low power supply voltage in a digital CMOS pro-
cess because there is no headroom requirement for the drain source voltage [46]. The
only requirement is that the gate-source voltage must be higher than the threshold
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voltage. Thus, it remains an attractive solution for the next generation multimode
RF transmitter design.
Array of Linear PAs with cascode switching transistors
The block diagram for the architectures based on an array of linear power amplifier,
reported in [45, 48, 52], is shown in Figure 4.4. In this approach, the unit amplifier
in this architecture comprises two transistors in series. The bottom transistors
are driven by the RF phase-modulated component (in Class A, AB or C region of
operation) while the cascode transistors act as switches and are controlled by the
switching logic (derived from the envelope component). It is possible to operate this
architecture and the preceding architecture in unit-weighted or binary-weighted (by
connecting unit-weighted amplifiers in binary order) configurations, though unit-
weighted configurations are often preferred for better linearity.
Figure 4.4: Block diagram of a polar transmitter employing an array of linear power
amplifiers, which could be operated in Class A, B or C.
The complexity of the design is shifted from the design of switch-mode amplifiers
and waveform shaping filters to the biasing of the bottom transistors in the Class
A, AB or C region of operation. High efficiency can be achieved as the DC-current
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is minimized depending on the instantaneous envelope by the cascode transistors.
Furthermore, this approach offers greater flexibility as it can be converted to a linear
amplifier by setting all the control bits to one and driving the amplifier with a RF
signal [45].
4.4 Choice of Polar Modulation Architecture for
Digital Polar Transmitter
Of the three architectures for polar modulation discussed, the architecture consisting
of the array of linear PAs with cascode switching transistors shows the greatest
potential for low-voltage, high efficiency UWB applications. Motivations for the
choice of this architecture includes:
• It does not appear to have the narrowband limitation of the amplitude mod-
ulator faced by a single-switch PA architecture.
• While the second approach is likely to be more power efficient (due to waveform
shaping), there is an increase in the complexity (and possibly die size). On the
other hand, the last approach offers less complexity in the implementation as
transistors (acting as switches) are simply cascoded in series with the original
transistors providing the amplification. Furthermore, it offers higher flexibility,
as it can be converted to a linear architecture by activating all the control bits.
As such, we decide it is better to study the latter implementation, which was origi-
nally applied on WLAN (an application of a much smaller bandwidth than UWB).
Nonetheless, as the individual amplifiers can be binary-weighted or unit-weighted,
we have to a configuration that is more suitable for our study. In order to facilitate
the decision-making, we will review the differences between the binary-weight and
unit-weight architectures in the next section.
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4.4.1 Binary-Weighted vs Unit-Weighted architectures
In this section, we will present an in-depth discussion on the various differences
between the two architectures, focusing on the following factors:
• Structure,
• Monotonicity,
• Linearity, and
• Glitch Energy.
Structure
The main advantage binary-weighted architectures have over the unit-weighted
counterparts is low structural complexity. In general, binary-weighted architectures
require a relatively small active die area with a small number of transistors without
the need for separate decoder blocks [53]. However, the architecture is sensitive to
process variation and tend to show high glitch energy at major code transition. On
the other hand, unit-weighted architectures tend to be complicated and slow with a
higher power requirement and larger chip area due to the additional decoders.
Monotonicity
A monotonic digital-to-analog converter is one where the analog output voltage al-
ways increases as the digital input code is incremented [54, 55]. This implies the
slope of the DAC’s transfer response is of only one sign. Monotonicity is guaranteed
in a thermometer-coded architecture because when the binary input changes to the
next higher number, one more digital value in the thermometer code goes high [55].
This causes additional current to be drawn and forces the output voltage value to
4.4 Choice of Polar Modulation Architecture for Digital Polar
Transmitter 85
go higher. However, this might not be the case for a binary-weighted system as
mismatches between elements may result in a lower output though the digital input
value is increased. Monotonicity is critically important in DAC applications, espe-
cially in closed-loop systems as non-monotonicity might cause a negative feedback
to become positive feedback [56]. Furthermore, large transistors are required to
guarantee a monotonic behaviour in a binary-weighted array [48]. Large transistors
are associated with very large input and output capacitances and high input power
is needed in order to drive the array.
Linearity
There are two linearity errors associated with data converters [55, 56]: integral non-
linearity error (INL) and differential nonlinearity error (DNL). The integral nonlin-
earity error is defined to be the maximum deviation of the transfer characteristic
of the converter from a straight line which could take the form of either a best-fit
straight line or a straight line based on the endpoints. The differential nonlinearity
error refers to the maximum amount of deviation of any LSB change in the entire
transfer function from its ideal size of 1 LSB. In the ideal case, a change of 1 LSB
in digital code corresponds to a change of exactly 1 LSB of the analog signal.
The mismatch effect is usually the largest in binary-weighted architecture when the
MSB is changed, resulting in the largest nonlinearity errors at this location [56].
Mismatches in unit-weighted elements, on the other hand, tend to have a lesser
impact on the nonlinearity errors.
Glitch Energy
Ideally, when a DAC output changes it should move from one value to the next
monotonically [56]. In practice, the output is likely to overshoot or undershoot.
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The uncontrolled movement of the DAC output during a transition, known as a
glitch, can arise because of two factors: capacitive coupling of digital transitions to
the analog output, and the effects of some switches in the DAC operating faster than
others and causing temporary spurious outputs [56]. Capacitive coupling frequently
result in approximately equal positive and negative spikes which would cancel out.
On the contrary, the glitch generated by switch timing differences tend to be unipolar
and larger, which is of greater concern. In the case of binary-weighted architectures,
the midscale glitch produced by the transition between the codes 011. . .111 and
100. . .000 is usually the worst glitch as all the switches are changing states. This
is not a problem for unit-weighted architectures since transition between the two
codes only involves turning on/off of an additional switch.
The differences between the two architectures can be summarized in Table 4.2.
Trade-offs between the various factors are inevitable, hence it is important to identify
the most crucial factor for a particular design requirement before we can conclude
on the best architecture to adopt. For example, if low power and small die area
are critical for a particular design, then a binary-weighted architecture would be
preferred over the unit-weighted architecture. However, if linearity, instead of area
and complexity, is of concern, a unit-weighted architecture should emerge the better
alternative. In this work, we learn that the binary-weighted architecture might be
more suitable for system modeling (in Chapter 5) while the unit-weighted architec-
ture seems more apt when circuit-level implementation (in Chapter 6) is concerned.
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Table 4.2: Comparison of unit-weighted and binary-weighted architectures [53].
Factors Unit-Weighted Architectures Binary-Weighted Architectures
Structure Complex Simple
Monotonicity Guaranteed Not guaranteed
Linearity High Low
Glitch Energy Small Large
Decoding Required Not required
4.5 Summary
The chapter begins with the discussion on the move of current wireless communi-
cation devices towards low-cost, low complexity and multiband solutions to handle
various wireless standards. With advancements in digital CMOS technology, it
looks to converge to polar modulation as an attractive solution. After presenting a
background on the concept of polar modulation and discussing the challenges and
disadvantages associated with this technique, we turned our attention to what the
future holds for this technique.
Next, a survey on the current state-of-the-art was conducted, where few conclusions
can be drawn. First, there is an increasing trend of polar modulation been adopted
for more than one wireless standard. Next, the advancement in CMOS technology
allows for downward scaling of the supply voltage, though maintaining the same level
of output power. The increase in bandwidth requirements of the wireless standard
results in a drop of power efficiency. Following the comparison of the performances of
the various works, they are categorized into three architectures: single switch-mode
PA, array of switch-mode PAs and array of linear PAs. Of the three architectures,
the architecture based on an array of linear PAs looks to be the most promising
for our work. After deciding on the architecture based on the array of Linear PAs
with cascode switching transistors, we conclude the chapter with a discussion on the
differences between unit-weighted and binary-weighted architectures.
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Chapter 5
System Modeling and Anaylses for
the Digital Polar Transmitter
5.1 Introduction
We begin this chapter by presenting our proposed digital polar transmitter for Ultra-
WideBand. After giving a theoretical overview of the architecture, we proceed to
discuss the advantages and challenges associated with such an architecture. The
challenges include the existence of quantization errors due to the finite resolution,
gain variations among the individual amplifier stage and differential time mismatches
among the different signal paths.
Next, we present the error vector magnitude as the figure of merit, before discussing
on the simulation setup for this study. Following that, we will study the envelope
signal in greater detail, as it is the key to this architecture. By characterizing the
envelope signal, we are able to determine the duty cycle of individual amplifiers and
observe the effects of clipping on it.
The final part of this chapter is dedicated to addressing the three challenges of the
architecture aforementioned. First, we revisit the EVM and propose a formulation
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for it, based on quantization and phase noise errors encountered by each subcarriers.
This provides a good gauge to obtain the minimum resolution required by the digital
polar transmitter (DPT) architecture to meet the EVM requirement. To address
the second and third challenges of the DPT, the rest of this chapter focuses on the
mismatch analyses on the gain of each stage and the differential delays in the various
paths within a four-bit architecture.
5.2 Proposed Digital Polar Transmitter System
Model for UWB
In this section, we propose a digital polar transmitter (DPT) architecture model for
UWB, whose fractional bandwidth is many order of that achieved by the current
state-of-the-art polar modulators presented in the preceding chapter.
5.2.1 Basic Concept
Depicted in Figure 5.1 is the conceptual architecture proposed for the digital polar
transmitter for UWB. For ease of modeling, the theoretical model consists of an
array of parallel distinct amplifiers with each amplifier providing binary-weighted
amplification. Similar to the polar modulation architectures, which utilize an array
of parallel amplifiers, mentioned in the previous chapter, the key idea here is to utilize
the quantized envelope information to control the array of parallel amplifiers, so as to
provide different amplification levels for the RF constant amplitude phase modulated
signal. Electrically, a choice is available on whether to operate the amplifiers in the
voltage or current mode.
The envelope signal can hence modulate the RF constant amplitude phased mod-
ulated signal. Furthermore, the polar modulator is operated as a digital-to-analog
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Figure 5.1: Our proposed digital polar transmitter system model architecture for Ultra-
WideBand.
converter (DAC), which circumvents the need for DACs in the paths of the envelope
and RF constant amplitude phase modulated signals after the cartesian-to-polar
converter in traditional polar modulation architectures. The analog envelope infor-
mation, A(t), is digitized into n bits, {b1(t), b2(t), ..., bn(t)}, which are used to control
the turning ON/OFF of each of the n parallel amplifier stages. The b1(t) bit controls
the most significant bit (MSB) amplifier while the least significant bit (LSB) ampli-
fier will be active whenever the bn(t) is high. It is assumed that any of the amplifiers
can be turned off without interfering with the operation of the other branches. With
the envelope information quantized, the original RF signal, vRF , now becomes
v′RF = A
′(t).cos(ωt+ φ(t))
=
n∑
i=1
bi(t)
2i
.Vmaxcos(ωt+ φ(t)), (5.1)
where Vmax is the maximum amplitude of the envelope signal.
There are two considerations for this proposed architecture. First, instead of having
a magnitude of 1, X(t) should be scaled to the maximum value of the envelope
signal quantizer, Vmax (to be discussed in the next chapter), which gives X(t) =
5.2 Proposed Digital Polar Transmitter System Model for UWB 91
Vmaxcos(ωt + φ(t)). This is required as the information of the maximum value of
the envelope signal would be lost when the envelope signal is digitized. Second, the
input signal applied to each parallel amplifier is x(t) = X(t)/n, since the signal is
split into different branches.
At the output, the amplified signals in the different branches are summed using an
ideal combiner. Mathematically, the output of the DPT is given by:
Y (t) =
n∑
i=1
yi(t)
=
n∑
i=1
bi(t).fi(t), (5.2)
where yi(t) is the output of the i-th amplifier; bi(t) is the binary control to turn
the i-th amplifier on/off; fi(t) is the input-output amplitude relationship of the i-th
amplifier.
As the primary focus is on the system level behaviour, we assume the amplifier fre-
quency response exhibits flat characteristics over the entire working frequency range
of Band Group 1 (3-5 GHz). Such systems are said to be frequency-independent or
memoryless [57, 58], where there is no knowledge of past events and the present out-
put signal is only a function of the present input signal(s) [59]. As such, by applying
a memoryless nonlinear model to an RF amplifier, the characteristics of primary
interest are the nonlinear gain response and the amplitude to phase conversion.
A Taylor polynomial expression can be used to model and characterize the behaviour
of a typical memoryless nonlinear amplifier in the vicinity of the DC operating
point [38], typically given as
g(t) = a0 + a1x(t)− a2x(t)2 − a3x(t)3 − . . . , ai > 0, (5.3)
where a0 is a constant offset voltage; a1 is the desired linear gain; and the negative
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an terms model the undesired compressive behaviour of power amplifiers. Now, we
can express the input-output amplitude relationship of the i-th amplifier in (5.2) as
fi(t) =
n.Vmax
2i
(a0 + a1x(t)− a2x(t)2 − a3x(t)3 − . . .), ai > 0. (5.4)
A factor of n is required as the signal to each branch is reduced by a factor of n
when it passed through the ideal splitter.
5.2.2 Advantages and Challenges of the Digital Polar Trans-
mitter
There are advantages and challenges associated with all transmitter architectures
and a polar transmitter is no exception. In this section, we discuss some of the
advantages and disadvantages associated with the proposed digital polar transmitter
architecture.
Advantages of the Digital Polar Transmitter
Several advantages of polar modulation have been mentioned earlier in Section 4.2.1.
In addition to those already discussed previously, we believe our proposed DPT have
the following additional advantages:
• The cartesian-to-polar conversion is performed by the CORDIC operation and
DACs are required to convert both the envelope and RF constant-amplitude
phase information to analog signals before they can be processed at the fron-
tend. On the contrary, the control of the amplifier array in the DPT is digi-
tal. Hence, in the event where the RF constant-amplitude phase is processed
digitally, the need for DACs will be obviated, which will reduce the power
consumption of the overall system.
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• Each parallel amplifier stage is controlled individually by one of the digital
control bits generated from the digitization of the analog envelope signal. We
assume the digital control bits are independent and any of the amplifiers can
be turned on/off without interfering with the operation of the other amplifiers.
In this case, power is not dissipated when the amplifier stage is not operating,
which results in higher power efficiency.
• The concept of parallel amplification, first reported in [60], results in low
current levels in each individual amplifier, compared to the case of a single
amplifier. The lower current levels in each branch implies that the requirement
on the individual device sizes can be relaxed.
Challenges of the Digital Polar Transmitter
It is evident that the digital polar transmitter architecture consists of many more
signal paths, compared to a traditional polar modulator. This is likely to pose a
few challenges for the DPT, in addition to the inherent challenges encountered by a
traditional polar modulator [61]. They include the following:
• First, quantization errors (in particular truncation errors) exist during the
generation of the digital control bits for the amplifier stages. In addition,
phase noise errors are present in the system. It is therefore prudent to study
how the noise errors can affect the performance of the architecture. As such,
we shall derive an approximate representation of error vector magnitude based
on the two errors.
• Second, there are multiple parallel amplifiers within the DPT providing am-
plifications of different weights. Due to manufacturing variations, the gain of
each amplifier is likely to deviate from the desired gain. The gain among the
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different bits should be properly matched or the performance will be affected
greatly.
• Finally, it is known that one of the main causes of linearity degradation in a
polar transmitter architecture is the differential time mismatch between the
envelope and the constant amplitude phase path. This is especially critical
in the case of the DPT, since there is an increase in the number of paths,
compared to the traditional polar transmitter. Inaccurate synchronization
between the paths will result in degradation of the architecture performances.
The challenges will be addressed individually later in this chapter.
5.2.3 Performance Metric - Error Vector Magnitude
A modulated signal will have all the constellation points precisely at the ideal desig-
nated locations, though various imperfections in the implementation can cause the
constellation points to deviate from the ideal location. The Error Vector Magnitude
(EVM) is a measure of how far the points are from the ideal locations. Alternatively,
EVM can be interpreted as a measure of the accuracy of the modulation of the trans-
mitter waveform, based on a statistical distribution of error normalized with respect
to the maximum system signal amplitude. EVM is used to describe the overall sig-
nal quality of a digitally modulated (e.g. phase-modulated or amplitude-modulated)
RF signal [62].
While EVM is significant when it is used to describe a very clean signal path, a poor
EVM does not give any information regarding its causes. This is because it only
serves as an indicator that distortion spectral components are present. Common
distortion spectral components that might contribute to a poor EVM value include
Gaussian noise, phase noise, nonlinear effects like compression and/or clipping and
mis-correlation between the in-phase and quadrature modulation. In this study, we
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will use EVM as the figure of merit for the evaluation of the distortion spectral
components introduced to this wireless system. As mandated by ECMA, the EVM
for UWB should not exceed -19.5 dB [14]. More details on the estimation of EVM
will be presented later in the chapter.
5.2.4 Simulation Setup
The simulations are built and run on Agilent Advanced Design System (ADS) 2008A
Ptolemy platform [63], using the Ultra-Wideband Design Library [64]. Computer
simulations are run according to the MBOA/Wimedia standard [14], which operates
from 3.1 GHz to 10.6 GHz spectrum, divided into 14 bands of 528 MHz bandwidth.
The standard specifies a MB-OFDM to transmit information at data rates of 53.3,
80, 106.7, 160, 200, 320, 400 and 480 Mbps. For data rates of 200 Mbps and lower,
the information is mapped onto a Quadrature Phase Shift Keying (QPSK) constel-
lation, while the information at data rates of 320 Mbps and higher is mapped onto a
multi-dimensional constellation using a dual carrier modulation (DCM) technique.
Simulation results are derived from a signal source generated at a sampling rate of
2.112 GHz, which transmits data at a data rate of 480 Mbps centred at 3.432 GHz
(Band 1). Coding conforms to the fixed frequency interleaving (FFI) scheme, with
time frequency code number of 6 for Band Group 1 [14]. The test signal is gener-
ated using a 511-bit pseudo-random pattern and it is applied to a cartesian-to-polar
converter to generate the amplitude and constant-amplitude phase-modulated in-
formation. The amplitude information is used to control the parallel amplifiers in
the DPT, while the phase information passes through a digital-to-analog phase and
frequency conversion block to drive each parallel amplifier within the DPT.
The power of the signal source is adjusted so that the output power density of the
transmitter, assuming a 0-dBi gain antenna, does not exceed the FCC power spectral
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density (PSD) limit of -41.3 dBm/MHz. Based on the PSD limit, the transmit power
cannot exceed -14.31 dBm. In the case where the linear gain a1 = 10 dB, the input
power limit of the signal source is -24.31 dBm.
The array of amplifiers for the proposed digital polar transmitter can be operating
in class A which has shown improvements in performance over conventional PA in
OFDM WLAN [45]. Simulations indicate that the use of commercially-available
transistor models operating in class A to model a single amplifier stage within the
DPT gives similar EVM results as an ideal linear amplifier. Hence, we will model
individual amplifiers using ideal linear amplifier models, whose input-output ampli-
tude relationship is given as
fi(t) =
n.a1
2i
x(t), a1 > 0. (5.5)
In additional, ideal combiners and splitters are also used in this simulation model.
In practice, combiners and splitters introduce considerable attenuation in the mi-
crowave region. In order to compensate for the additional losses, the signals gener-
ated need to be of a higher power level, which translates to higher power require-
ments on the PAs.
5.3 UWB Amplitude Signal
Since the amplitude signal is the key to the digital polar transmitter, it is prudent
to study the traits of the amplitude signal for a UWB signal burst. In this work,
we shall characterize the amplitude signal of a signal burst at data rate 480 Mbps
with a data length of 100. Based on the amplitude signal plot, shown in Fig. 5.2,
the following parameters, which will be utilized later, are obtained:
• the maximum value, Vmax : 83.33 mV,
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• the mean power, Pin,mean : -24.050 dBm,
• the peak power, Pin,peak : -16.525 dBm, and
• the peak-to-average power ratio, PAPR : 7.524 dB.
Figure 5.2: The amplitude signal for a UWB burst at 480 Mbps. The marker on the plot
represent the maximum value for the amplitude signal, Vmax.
Now that we have characterized the amplitude signal, we like to focus our discussion
on three aspects next: the quantization error of the amplitude signal; the duty cycle
associated with individual amplifiers when the amplitude signal has been quantized
to various resolution; and the performance of the system if we introduce clippng to
reduce the PAPR of the amplitude signal.
5.3.1 Quantization of Amplitude Signal
As the cartesian-to-polar conversion is a highly nonlinear operation, an arbitrary
resolution is required to represent the amplitude information without any loss of
information. Thus, quantization of the amplitude signal (to the suitable resolution)
is necessary. In this work, we adopt a quantizer based on the fundamentals of an
analog-to-digital converter (ADC) with a truncation characteristic [54], where an
input signal, vin, of high resolution is quantized into an N -bit digital word (of 2
N
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quantization levels). Let us consider the case of an ideal 3-bit quantizer, where the
digital output, {b1, b2, b3}, is plotted against the input, as shown in Fig. 5.3(a).
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Figure 5.3: (a) Transfer curve for an ideal quantizer, based on the concept of an ADC,
and (b) its corresponding quantization error [54].
Here, the x-axis is normalized to the maximum value of the amplitude signal of the
input signal, Vmax, and the voltage value for 1 LSB, ∆, can be expressed as
∆ =
Vmax
2N
. (5.6)
Assuming an ideal data converter, with the quantization error uniformly distributed,
the root mean square (RMS) quantization error, Qe,RMS (shown in Fig. 5.3(b)) is
calculated to be
Qe,RMS =
√
1
∆
∫ ∆
0
(∆)2d∆
=
∆√
3
=
Vmax√
3(2N)
. (5.7)
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Hence, the quantization error is dependent on the maximum value of the amplitude
signal and the number of parallel amplifiers within the digital polar transmitter.
5.3.2 Duty Cycle for Individual Amplifier Stage
Individual amplifier stages within the digital polar transmitter are controlled instan-
taneously by the digitized envelope information during data transmission. Hence,
we should be able to determine the duty cycle1 for individual amplifier stages dur-
ing a UWB burst from the envelope information. Two similar approaches can be
adopted to determine the duty cycle of individual amplifier stages. In the first
method, the Complementary Cumulative Distribution Function (CCDF) is plotted
and the Probability Density Function and subsequently the duty cycle for individual
amplifier stages are derived from the CCDF. The second method, on the contrary,
calculates the duty cycle for individual amplifier based on the envelope distribution
for a signal burst. Let us look at each approach in detail next.
Method 1: CCDF
The peak-to-average power ratio (PAPR) of the OFDM signal is typically charac-
terized by its CCDF. From the CCDF, we are then able to obtain the Cumulative
Distribution Function (CDF): the complement of the CCDF. Next, by performing
differentiation, the probability density function (PDF) can be determined from the
CDF, which can be used to determine the duty cycle of each amplifier in a digital
polar transmitter (of any resolution). In this case, we will study the duty cycle for
a DPT with four-bit resolution. The approach is defined next.
The input power for a UWB signal at data rate 480 Mbps, based on a 511-bit pseudo-
random pattern, is adjusted to -24.31 dBm and the CCDF is simulated. Plotted in
1Duty cycle is the proportion of time during which a component, device, or system is operated
and it can be expressed as a ratio or as a percentage.
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Figure 5.4, the x-axis for the CCDF result displays the relative power value (with
respect to the mean power) and the mean power and the peak power are found to
be -24.545 dBm and -16.056 dBm respectively.
Figure 5.4: CCDF simulation result at 480 Mbps. The horizontal axis variable, Signal-
Range dB = absolute signal power - mean power.
The CDF and PDF are determined as shown in Table 5.1. By adding the prob-
abilities for active stages based on the PDF, we can determine the duty cycle for
individual amplifier stages. For illustration, the duty cycle of the individual bit can
be obtained as follows:
• Determine the various states where the stage is active. For example, MSB is
active for the states {1000, 1001, 1010, 1011, 1100, 1101, 1110, 1111}, and
• Perform summation on the probabilities of the active states of individual bits.
Hence, the duty cycle of the MSB is calculated as 3.75 + 0.75 + 0.50 + 0.80 + 0.45
+ 0.45 + 0.80 + 0.00 = 7.5%. The duty cycles for each stage in a four-bit DPT,
obtained based on the aforementioned approach, are tabulated in Table 5.2. The
most active amplifier stage – found to be the least significant bit – is only turned
on for approximately 37% of a signal burst. On the other hand, the least active am-
plifier stage is the most significant stage, which is only active during approximately
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7.5% of a signal burst. This result reinforces the fact that most of the information
are contained about the mean value and hence clipping of the envelope could be
investigated.
Table 5.1: Calculation of Probability Density Function from the simulated CCDF result.
{b1b2b3b4} SignalRange dB Absolute power CCDF CDF PDF
(dB) (dB) (%) (%) (%)
0000 < -15.033 < -39.578 100.00 0.00 37.00
0001 -15.033 -39.578 63.00 37.00 10.00
0010 -9.012 -33.557 53.00 47.00 6.00
0011 -5.490 -30.035 47.00 53.00 12.00
0100 -2.992 -27.537 35.00 65.00 8.00
0101 -1.053 -25.598 27.00 73.00 8.00
0110 0.530 -24.015 19.00 81.00 6.50
0111 1.869 -22.676 12.50 87.50 5.00
1000 3.029 -21.516 7.50 92.50 3.75
1001 4.052 -20.493 3.75 96.25 0.75
1010 4.967 -19.578 3.00 97.00 0.50
1011 5.795 -18.750 2.50 97.50 0.80
1100 6.551 -17.994 1.70 98.30 0.45
1101 7.246 -17.299 1.25 98.75 0.45
1110 7.890 -16.655 0.80 99.20 0.80
1111 8.489 -16.056 0.00 100.00 0.00
Table 5.2: Duty Cycle of individual amplifier stage in a four-bit DPT at 480 Mbps.
Data Rate (Mbps) 480
(%)
Bit 1 (MSB) 7.5
Bit 2 29.2
Bit 3 31.6
Bit 4 (LSB) 37.0
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Method 2: Envelope Distribution
In this section, we will determine the duty cycle for individual amplifiers within
the digital polar transmitter (with different resolutions) based on the probability
distribution of the amplitude signal. Illustrated in Figure 5.5, the amplitude signal
plot of a full UWB data burst (Figure 5.2) is collected in 16 bins to highlight the
case of a four-bit DPT with 16 levels of quantization. Based on the probability of
the occurrence of the various quantization levels (0000 to 1111) of the amplitude
signal, we can then calculate the duty cycle for individual amplifier within a four-bit
system. This is done by summing the probabilities where individual bit is active.
For example, the duty cycle for Bit 1 is computed by summing the probabilities for
the quantization levels 1000 - 1111.
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Figure 5.5: Probability distribution for the UWB amplitude signals. The distribution for
each plot is collected in 16 bins to represent the 16 quantization levels for a four-bit DPT.
The results obtained for all the four bits are tabulated in Table 5.3, along with the
results at the different resolutions. Two observations can be made regarding the
findings in Table 5.3. First, the duty cycles for individual amplifiers at the various
resolution does not exceed 40% of the signal burst. Second, the findings show that
the duty cycle of each additional amplifier increases and stabilizes at about 38% once
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the resolution of the system goes to six bits and beyond. As a result, since individual
amplifiers are not always turned on during the transmission, it is likely the digital
polar transmitter architecture will dissipate less power (and hence achieve higher
efficiency) compared to a single stage polar modulator, which is active throughout
the transmission.
Table 5.3: Duty Cycle of individual amplifiers during a signal burst within the Digital
Polar Transmitter at the different resolutions.
Resolution 3 4 5 6
Bit Duty Cycle (%)
1 (MSB) 3.44 3.44 3.44 3.44
2 27.45 27.45 27.45 27.45
3 35.07 35.07 35.07 35.07
4 36.26 36.26 36.26
5 38.77 38.77
6 37.85
5.3.3 Amplitude Clipping
One of the main drawbacks of OFDM signalling is the high peak-to-average power
ratio (PAPR), which brings disadvantages like an increased complexity of the ADC
and DAC and reduced efficiency of the RF amplifier. Among the techniques high-
lighted in [23] to deal with the issue of PAPR, amplitude clipping appears most suit-
able for polar modulation. This is because amplitude clipping is a post-processing
technique which can be performed after the generation of the I and Q signals and
it is possibly the simplest technique that requires the least resource for implemen-
tation. Besides, results from the preceding section have revealed the low activity of
the most significant bit of the architecture, prompting us to investigate the effects
of amplitude clipping on the EVM performance of the DPT system.
Simulations are performed for different resolutions (3 - 6 bits), where we reduce the
input reference value to a fraction of the original peak values, Vmax. The results
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are plotted in Fig. 5.6 and the information on the clipping limits are tabulated in
Table 5.4.
40 45 50 55 60 65 70 75 80 85 90 95 100−40
−35
−30
−25
−20
−15
Fraction of the Original Vmax (%)
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M
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480 Mbps
3 Bits
Maximum EVM Limit
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Figure 5.6: Effects of amplitude clipping on the EVM performance at the various reso-
lutions.
Table 5.4: Clipping limits to the amplitude signal (for data rate 480 Mbps) at which the
EVM requirement will be exceeded and minimum EVM value. Both are expressed as a
percentage of Vmax.
Resolution Clipping Occurrence for EVM Improvement
(Bits) limit Min EVM value at Min EVM value
(%) (%) (dB)
3 46.3 60 4.8
85.3
4 44.0 70 3.4
5 43.6 75 2.1
6 43.5 85 1.2
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Several observations can be made:
• First, when three parallel amplifiers are utilized, the EVM results fails to
meet the ECMA requirement. However, the EVM performance improves as
we increase the clipping on the reference signal (for the amplitude signal). In
fact, it is interesting to observe that the EVM requirement can actually be met
for a DPT with three-bits when the reference signal is clipped below 85.3% of
the maximum value.
• The EVM performance improves when clipping is introduced, but it starts to
worsen once the clipping drops beyond a certain value. This arises because
most information are contained on and about the mean value and are lost as
the amount of clipping is increased.
• From Fig. 5.6, we can observe that this minima approaches the original Vmax
as the resolution increases. Furthermore, the improvement (with relative to
the original Vmax value) in the EVM value at this minima also reduces with
increasing resolution. Hence, this suggests clipping is beneficial only when the
resolution of the digital polar transmitter is low.
• Finally, it is encouraging to note that the amplitude signal for a digital polar
transmitter to meet the EVM requirement can be clipped at below 50% of the
original value, hitting a lowest of 43.5% for a system with six bits. This is
likely to translate to a reduction in the power consumption.
Clipping of the amplitude signal is possible since the occurrences of the peak values
are not frequent. Besides, the quantization step becomes finer when the reference
voltage to the amplitude quantizer is lowered. These findings suggest that this
OFDM system can be operated at lower voltage levels, which would result in lower
power consumptions. However, it is probably advisable to operate the DPT around
5.4 The Error Vector Magnitude 106
the minima (depending on the resolution of the architecture) such that we could
benefit from both the reduction in power consumption and the optimum EVM per-
formance.
5.4 The Error Vector Magnitude
In this section, we will present a detail study on the estimation of error vector mag-
nitude – briefly introduced in Section 5.2.3 as the figure of merit for the distortions
generated in a wireless system – based on the quantization and phase noise errors.
Shown in Figure 5.7 is the illustration of the error vector magnitude. The reference
signal and the distorted signal of a sub carrier are denoted by Xk and Yk respectively.
Two parameters associated with the distortion are depicted as the phase error, φk
= ∠Yk - ∠Xk, and the magnitude error, |Qk| = ||Yk| - |Xk||. Phase errors could
arise from either phase variations introduced by frequency synthesizers present in
the system or from delay mismatches between the signal paths. On the other hand,
the magnitude error (which is the focus of this study) is attributed to quantization
error discussed earlier in Section 5.3.1. The time-domain quantization error (with a
root mean square value, |Qe,RMS|, given in (5.7)) is understood to spread uniformly
over the Nyquist bandwidth from DC to half the sampling frequency [56] and the
statistical representation of quantization errors is based on the following assumptions
presented in [65]:
1. The quantization noise is uncorrelated with the input signal,
2. The random variables of the error process are uncorrelated, i.e. the error is a
white-noise process, and
3. The probability distribution of the error process is uniform over the range of
quantization error.
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Figure 5.7: Illustration of the EVM definition [66].
It is assumed that the noise is spread uniformly over the UWB signal bandwidth
in the frequency domain and is divided equally among the subcarriers. Thus, the
magnitude error power associated with the k-th subcarrier is |Qk|2 = |Qe,RMS |
2
Nc
, where
Nc denotes the number of subcarriers within an OFDM symbol. Although there
are a total of 122 subcarriers - 100 data carriers, 10 guard carriers and 12 pilot
subcarriers [14], useful information is found only in the data and pilot subcarriers.
Therefore, the guard carriers will be disregarded in this study and Nc is taken to be
112. A transmitted subcarrier with quantization error can therefore be written as
|Yk| = |Xk| ± |Qk|
= |Xk| ± |Qe,RMS|√
Nc
. (5.8)
Using the Cosine rule, the error vector, |Ek|2, can be expressed as
|Ek|2 = |Xk|2 + |Yk|2 − 2|Xk||Yk|cosφk
=
V 2max
22N336
+ 2(1− cosφk)|Xk|2 ± 2(1− cosφk)|Xk| Vmax
2N
√
336
. (5.9)
A detail derivation is given in Appendix B.1. The following can be observed about
the various terms in Equation (5.9):
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1. The first term refers to the errors contributed by quantization error alone, in
the absence of phase noise errors,
2. The second term is generated in the presence of phase noise errors and there
is such high resolution that quantization errors becomes negligible, and
3. The third term addresses the noise generated in the presence of both quanti-
zation and phase noise errors. In this case, the ± sign takes into consideration
the cases for additive (|Yk| > |Xk|) and subtractive (|Yk| < |Xk|) quantization
errors respectively.
Hence, based on the error vector found in (5.9), the EVM is defined as [66]
EVM2 =
1
Nc
Nc−1∑
k=0
|Ek|2
S2max
, (5.10)
where Smax is the maximum amplitude of the constellation points that define Xk.
We observe that EVM2 comprises of the summation of Nc random variables with
identical distribution. Therefore, since Nc is large and the random variables are
also independent, EVM2 can be approximated by a Gaussian distribution (using
the central limit theorem) [66]. Assuming that φk and |Xk| are independent random
variables, we can calculate the mean for EVM2 to be its expected value as [66]
µ = ε[EVM2]
=
ε[|Ek|2]
ε[S2max]
=
ε[|Ek|2]
Pin,peak
=
V 2max
22N336Pin,peak
+
2(1− ε[cosφk])ε[|Xk|2]
Pin,peak
±
2(1− ε[cosφk])ε[|Xk|] Vmax
2N
√
336Pin,peak
, (5.11)
assuming that ε[S2max] = Pin,peak when the vectors align to form the signal peak.
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The various expected values in (5.11) can be determined as follows:
• ε[cosφk]: Phase noise φk is assumed to follow the Gaussian distribution with
zero mean and variance σ2φ (also known as the phase noise power). Thus, based
on [66, 67],
ε[cosφk] =
∫ +∞
−∞
cosφk.
1√
2piσφ
e
− φ
2
k
2σ2
φ dφk = e
−σ
2
φ
2 . (5.12)
Please refer to Appendix B.2 for a detailed derivation for (5.12).
• ε[|Xk|]: In a QPSK constellation, the I and Q vectors take on values ±1 or
±j, hence the expected value for the transmitted signal, ε[|Xk|] =
√
2.
• ε[|Xk|2]: Based on [68], when the number of subcarriers is large, the I and
Q components of the time domain signal, xn, are independent and identically
distributed and they can approximated by Gaussian distribution with zero
mean and variances σ2I and σ
2
Q respectively. In this case, the time domain
signal is also Gaussian with ε[|xn|2] = 2σ2, where σ2 = σ2Q = σ2I . Using the
Parseval’s theorem, we expect ε[|Xk|2] = ε[|xn|2] = 2σ2.
Now, (5.11) can be simplified as
µ =
V 2max
22N336Pin,peak
+
2(1− e−
σ2
φ
2 )2σ2
Pin,peak
± 2(1− e−
σ2
φ
2 )
√
2
Vmax
2N
√
336Pin,peak
=
V 2max
22N336Pin,peak
+
2(1− e−
σ2
φ
2 )
PAPR
± Vmax(1− e
−σ
2
φ
2 )
2N
√
42Pin,peak
, (5.13)
where PAPR = Pin,peak/2σ
2 [66]. Equation (5.13) represents an estimate of the
error vector magnitude result in the presence of both the quantization and phase
noise errors. In the absence of phase errors, we assume that (5.13) is based solely
on the quantization noise errors. By setting the phase noise errors to be zero,
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the exponential terms become one. Consequently, the second and third terms are
canceled out and the EVM result can be expressed as
µquan =
V 2max
22N336Pin,peak
. (5.14)
On the other hand, in the case where only phase noise errors exist and the quanti-
zation errors are assumed to be negligible, the EVM result can be calculated using
the second term, given as
µphase =
2(1− e−
σ2
φ
2 )
PAPR
. (5.15)
This work focuses on the digitization of the envelope information and the quanti-
zation errors that follow, hence we will evaluate the EVM results based on (5.14),
which is dependent on the maximum value of the envelope signal, the input peak
power and the resolution. The EVM values can be calculated using the values for
Vmax and Pin,peak found at the beginning of Section 5.3, while the resolution, n, is
varied from 3 to 6. The calculated values are compared against the simulated results
(from ADS) in Figure 5.8. Two observations can be made. First, the derived result
almost coincides with the simulated results, where both display similar decreasing
sloping characteristics for increasing resolution. Next, a minimum of four bits is
required to meet the ECMA EVM requirement. Compared to a five-bit DAC asso-
ciated with the cartesian architecture [69], the digital polar transmitter is able to
relax the linearity requirement by 1 bit.
The relationship established for EVM is useful for RF designers to predict the min-
imum number of parallel stages required based on the envelope component of a
complex OFDM signal for a given error vector magnitude requirement. Though
characterization of the envelope signal is necessary, it is generic and can probably
be extended to the other wireless standards that employ OFDM signaling.
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Figure 5.8: Effects of Resolution on EVM for a UWB signal burst at 480 Mbps. The
plotted results are based solely on quantization error and phase noise errors are disregarded.
5.5 Process Variations
In general, circuits are subject to inherent variations and uncertainty in both the op-
erating and processing conditions. One source of variation is parametric variations:
random fluctuations in process and material properties leading to variations in the
local or global characteristics of a product [70]. Two types of parametric variations
may occur: inter-die or intra-die variations. Inter-die parameter fluctuations affect
every element on a chip equally and it have been the main concern in CMOS digital
circuit designs traditionally [70]. Conversely, intra-die parameter fluctuations result
in a nonuniformity of electrical characteristics across the chip. With the growing
trend of decreasing polysilicon gate lengths (as a result of new CMOS technologies),
random intra-die fluctuations are fast exceeding inter-die fluctuations and are be-
coming a growing threat to the performance and functionality of future gigascale
integration.
As the need for a precise estimation of the impact of parameter fluctuations on
5.5 Process Variations 112
circuit performance2 is directly linked to a company’s overall revenue, designers are
expected to verify the functionality3 and performance over a range of conditions [70].
Conventionally, designers perform the verification with worst case circuit modeling:
simulations under extreme conditions [70]. However, such modelings run the risks
of over- or under-estimating the variations and their impacts on design [70]. Over-
estimating fluctuations affects the design effort, while underestimating fluctuations
impacts the manufacturing efforts. Furthermore, worst case methods are limited in
their ability to provide designers with quantitative information about the robustness
and sensitivities of their designs [70]. To overcome the limitations of the worst case
method, statistical circuit modeling are developed. Such techniques model uncer-
tainty in processing and operating conditions statistically and use circuit simulators
to propagate the uncertainty through to circuit responses [70].
In the following sections, we will investigate the effects of process variations - gain
variations and delay mismatches - on the EVM performance of a digital polar trans-
mitter with four stages, which is the minimum resolution required to meet the EVM
requirement for UWB. In this case, we will perform a modified statistical circuit
modeling on the DPT. Instead of modeling the uncertainty in processing and op-
erating conditions statistically, individual process parameters are swept through a
range of operating conditions. First, we will study the effects of gain deviations
among the individual amplifier stages: the gain of each amplifier stage is varied
individually, while the gain of the other stages are kept constant. Next, a study
on delay mismatch between the various paths within a digital polar transmitter is
presented.
2Performance specifications address the physical and electrical behaviour of the circuit, requiring
it to comply with constraints on circuit metrics such as area, power dissipation and delay [70].
3Functionality specifications address the logical behaviour of the circuit, requiring it to provide
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5.5.1 Gain Variations
In this case, we consider the situations where the gains of individual amplifier stages
are varied, while the other stages are kept constant. While this is a controlled
statistical model, it allows us to investigate the individualized effects of the amplifiers
within the digital polar transmitter. Figure 5.9 shows the simulation results of the
EVM of the system when the individual amplifiers’ gains are varied for a full UWB
burst at 480 Mbps, and the negative and positive limits for the various amplifiers’
gain variation are tabulated in Table 5.5.
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Figure 5.9: Effects of gain variation for each individual parallel amplifiers on the EVM
for a four-bit digital polar transmitter for a full UWB burst at 480 Mbps. The gain
variation is simulated for each bit individually, keeping the other bits constant at 0%
variation.
Table 5.5: Limits for individual amplifiers’ gain variations within a four-Bit DPT.
Bit Simulation
−ve (%) +ve (%)
1 -37.6 22.5
2 -28.3 43.6
3 -37.8 >70.0
4 -65.2 >70.0
5.5 Process Variations 114
We observe that the positive gain variation becomes more relaxed as we moved
from the MSB towards the LSB. This probably arises because as we descend from
the MSB towards the LSB, the amplification weighting decreases proportionately.
Hence, if a certain amount of gain variation can be tolerated at the system level, it
would mean that the limits for the various amplification stages take on an increasing
profile. Next, since the requirements on negative gain variation is more stringent
compared to the positive gain variation, we can conclude that it is prudent to over-
design, rather than under-design, the gain characteristics for each amplifier stage.
It is further observed that the minima for the most significant bit are offset towards
negative 10% gain variation instead of been centred at 0%. These observations seem
to suggest that the data conversion is not a linear process and the MSB takes on a
compressive profile while the other bits are expansive in nature.
5.5.2 Delay mismatch
The differential delay mismatch between the envelope and the constant amplitude
phase path is known to be one of the main causes of linearity degradation in the
traditional polar transmitter architecture. This is especially critical in the case of
the digital polar transmitter architecture, since there is an increase in the number
of paths compared to the traditional polar transmitter. In this section, we will
investigate the effects of delay mismatches between the different input paths between
the envelope and the RF phase signal paths.
Figure 5.10 shows the simulation setup for the investigation of differential time
mismatch in the various paths. For this test, differential delays are assumed to
exist only in the paths after the ideal splitter and the paths before the combiner are
properly matched. Therefore, delays – at multiples, m, of the baseband sampling
Time Step (where Time Step = 1 /(22 × 528 MHz) ≈ 0.47 ns) – can be introduced
in the envelope path as {d1, d2, d3, d4}, or the phase path as {d′1, d′2, d′3, d′4}.
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Figure 5.10: Simulation setup for the investigation of differential delays in the various
paths of the DPT.
The results for the differential delays introduced in the phase paths of a four-bit
DPT are shown in Figures 5.11. Since the EVM results fail when individual bits
are delayed by 1 Time Step, we can only obtain the limit for the differential delay
through interpolation. The limits for delay mismatches for the four-bit digital polar
transmitter at 480 Mbps are obtained as follows:
• Bit 1: 0.19 ns,
• Bit 2: 0.20 ns,
• Bit 3: 0.27 ns, and
• Bit 4: 0.47 ns,
Simulations suggest that the delay mismatch within the paths of a four-bit DPT
should not exceed 0.19 ns. Compared to the delay mismatch tolerance of 100 ns
reported for EDGE (data rate of 473 kbps) in [4] and that of ±1 ns reported for
802.11a/g (data rate of 54 Mbps employing 64 QAM) in [48], the tolerance for delay
mismatch is much more stringent for UWB. Hence, synchronization within the DPT
must be handled with precision.
5.6 Summary 116
0 0.100 0.200 0.300 0.400 0.474−25
−20
−15
−10
Delay Variation (ns)
EV
M
 (d
B)
Bit 4
Bit 3
Bit 2
Bit 1
Maximum EVM Limit
Figure 5.11: Effect of time mismatches between the paths after the splitter on EVM for
a signal burst at 480 Mbps (Time Step ≈ 0.47 ns).
5.6 Summary
The focus of this chapter is to introduce the digital polar transmitter system model
and carry out detailed analyses on the challenges associated with it. Since the
envelope signal is the key to this architecture, we studied it in detail after presenting
our proposed architecture. By characterizing the envelope signal, we were able to
determine the duty cycle for individual amplifiers, where it was found that amplifiers
are activated at most about 38% during the transmission of a UWB signal burst.
Furthermore, we were also able to study the effects of clipping on the envelope signal.
It is interesting to learn that the EVM requirements can be fulfilled by clipping the
amplitude of an envelope signal before it is digitized to three-bits. In addition, as
clipping is introduced, the general trend of improvement to the EVM can also be
observed.
Focusing on the primary objective of this chapter to address the challenges of the
architecture, a relationship between the quantization and phase noise errors, and
the error vector magnitude had been established. Results have shown that a mini-
mum of four stages of parallel amplifier stages is required to meet the ECMA EVM
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requirements in the absence of phase noise errors. The beauty of this relationship
is that it allows RF designers to predict the number of parallel amplifier stages re-
quired by simply studying the envelope component of a complex signal. Though it
is applied to Ultra-WideBand, we believe this relationship is generic and it can be
extended to other wireless standards that employ OFDM signaling.
The simulation platform which we introduced at the beginning of the chapter allow
us to characterize the gain variation profiles for individual amplifier stages within a
four-bit DPT. Interestingly, even though the lower-ordered bits are more active, they
are able to tolerate the wider spread of gain variations. Finally, the introduction
of time delays in the various paths in the architecture allowed us to determine the
tolerance for differential delays. The delay mismatch tolerance has been found to a
faction of that reported for other wireless standards, like EDGE and WLAN. Hence,
synchronization ought to be handled with precision to prevent distortion spectral
components from corrupting the signals.
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Chapter 6
Circuit Implementation and Yield
Analysis
6.1 Introduction
The first part of the chapter addresses practical circuit implementation issues for a
digital polar transmitter based on an array of linear amplifiers with cascode switch
transistors. We choose the unit-weighted architecture for this study, since the archi-
tecture allows us to bias each amplifier with the same operating condition. Besides,
by adopting an unit-weighted approach, we would be able to achieve high linearity.
Before studying the circuit implementation, we will discuss the specifications for a
possible solution for UWB. Following that, we will characterize a NFET model with
low threshold voltage from the IBM 130-nm technology design kit. Next, the NFET
is biased as a linear amplifier and tested with the UWB signal. An architecture
consisting of 7 NFET amplifiers connected in parallel is then simulated to act as
a benchmark for further studies. Switching mechanism can be introduced for the
NFET amplifier by adding a cascode transistor on top of the original transistor. As
such, a digital polar transmitter with 7 NFET amplifiers (with switching control) is
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simulated, where we will show that the results obtained are better than that obtained
by a linear architecture. Finally, the effects of increasing the channel width of the
NFET amplifiers on the performance are studied.
In the second part of the chapter, we will study the yield by performing Monte
Carlo simulations on the gain variation of individual amplifiers in a three-bit digital
polar transmitter for both the binary-weighted and the unit-weighted configurations.
Process variations often lead to element mismatching errors, which is critical in our
study, since the errors directly impact the yield. Although the matching errors can
be mitigated through special layout techniques and special processes, these methods
lead to significant increase in cost.
In addition, we will also study the dynamic element matching technique for the
unit-weighted architecture. The dynamic element matching technique - proven to
improve linearity in digital-to-analog converters [71, 72] - looks to be a promising
technique to improve the linearity and hence the yield of the digital polar transmitter
(in the presence of device variations). This technique accepts mismatching errors
as inevitable and dynamically rearranges the interconnections of the mismatched
elements so that the output values are linear on the average [71]. Hence, it would
be interesting to study if the dynamic element matching (DEM) method can be
employed on a three-bit digital polar transmitter to improve its linearity. From the
Monte Carlo simulations, we are also able to evaluate the robustness of the digital
polar transmitter architecture (based on both the unit-weighted and binary-weighted
approaches) to gain variations.
6.2 Proposed Solution for UWB
A typical solution for UWB targets low-power transmission (-41.3 dBm/MHz) while
maintaining low-power dissipation. We will present a possible solution to low-power
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dissipation next, before we address the issue of power transmission.
6.2.1 Low Power dissipation
UWB systems for Wireless Personal Area Network (WPAN), as defined by Wime-
dia Alliance, are intended for use with portable, battery-operated devices [73]. As
such, they must be optimized for low power consumption to satisfy consumer ex-
pectations. Though the currently available solutions have power consumption at
1.5 to 2 mW/Mbps, the roadmap is to reduce the power consumption to well below
1 mW/Mbps [73].
With improvements in semiconductor fabrication technologies due to technology
scaling, it is becoming increasingly popular to move towards digital design. An
advantage of highly digital implementation is that it is insensitive to process spread
in the analog performance of deep-submicron transistors [48]. Furthermore, it is
easy to transfer to newer (deep-submicron) process generations. As the scaling of
the supply and threshold voltages move below 1 V and 0.2 V respectively [74], it
is therefore necessary to investigate a low supply voltage solution in CMOS process
technology, which should result in a solution for UWB with low-power dissipation.
6.2.2 Power transmission
A 528 MHz bandwidth translates to an output power of approximately -14 dBm for
a single band. An output power of close to 0 dBm at the RF frontend is required
to factor in realistic external losses of the antenna filter and duplexer [75]. Further-
more, FCC relaxed the original ruling to allow a radiated peak power level up to
12.75 dB above the maximum permitted peak EIRP for transmitter operating in
high-risk operations in May 2007 [76]. Hence, with the granting of this wavier on
the peak power limit, we would expect the transmit power range to increase (0.75
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to 19.75 dBm). Taking the aforementioned into consideration, a realistic value for
the output power of a single band UWB transmission would probably be in the
neighbourhood of 5 dBm.
6.2.3 Proposed Architecture
Of the three architectures for polar modulation discussed in section 4.3.2, the ar-
chitecture consisting of the array of linear PAs with cascode switching transistors
shows the greatest potential for low-voltage, high efficiency UWB applications. In
the following sections, we will present a detailed discussion of a digital polar ampli-
fier architecture for UWB based on the aforementioned approach, beginning from
the definition and characterization of the the basic cell (FET model) in the next
section.
6.3 Definition of NFET model in Cadence
In order to investigate the feasibility of a low supply voltage solution for UWB, a
NFET model with low threshold voltage was selected from the IBM 130-nm tech-
nology process in Cadence, where the parameters are defined as follows:
• channel length, l = 120 nm (default),
• channel width, w = 50 µm, and
• number of fingers for gate, nf = 10.
After the definition of the parameters for the NFET model in Cadence, we proceed
to characterize the model in ADS.
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6.3.1 I-V Characterization of NFET model in ADS
With the body tied to the source, the simulation model was generated and invoked
in ADS. In order to learn about the I-V characteristics of the lvtfnet model, a DC
analysis was performed, as illustrated in Figure 6.1. Two separate power supplies
were applied to the Drain and the Gate and the respective voltages were swept,
while the Source (along with the body) was grounded. The drain current plots are
shown in Figure 6.2, where the threshold voltage is observed to be approximately
0.2 V for this NFET model (Figure 6.2(b)).
We are investigating the feasibility of a UWB implementation with a supply voltage
below 1 V while obtaining output power level in the neighbourhood of 5 dBm. Let
us see how we can utilize the characteristics of the NFET model in our study on
UWB next.
6.4 Linear NFET Amplifier
Depending on the appropriate selection of the gate-source and drain-source voltages,
the NFET can be modeled either as a switch or an amplifier. A NFET can be
modeled as a switch if is biased in the triode region (vGS > Vt and vDS < vGS − Vt);
and it will behave as an amplifier if it is operating in the saturation region (vGS > Vt
and vDS ≥ vGS − Vt). We will focus on biasing the NFET in saturation so that
its output behaves like a current source and allows wired addition of signals. By
operating the NFET in saturation, the drain current is dependent on the gate-source
voltage.
6.4 Linear NFET Amplifier 123
Figure 6.1: DC Analysis performed on the NFET model.
Figure 6.2: I-V characteristics for the NFET model.
6.4.1 Characterization of the Linear NFET Amplifier
Based on Figure 6.2(a), the quiescent point is chosen to be at VGS = 0.6 V, VDS =
0.5 V so as to operate the NFET in saturation. In order to evaluate its performance,
a single-tone test (at 3.432 GHz) is applied at the gate of the NFET amplifier (while
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the source is grounded), whereby the power of the single-tone is increased from -
25 dBm to -5 dBm. The simulation setup for the single-tone test is depicted in
Figure 6.3, where several ideal blocks are added: ideal RF chokes, DC blocks and
isolators. Two ideal RF Chokes are included to act as an open circuit at high
frequencies, thereby isolating the RF signals from DC. This would ensure that the
DC biases are provided with very high AC impedance, so that they will behave as
DC current sources. Ideal DC blocking capacitors were added at the gate and the
drain to ensure that no DC current is flowing to the input and output ports. In
addition, ideal isolators are added to ensure that the signal is transmitted from the
input port to the output port in a forward direction without any reflections in the
reverse direction.
 
 
Figure 6.3: Schematic for the NFET amplifier in the common-source configuration.
The simulated results are depicted in Figure 6.4. With the input power of the single-
tone as the dependent variable, the following performance metrics are obtained:
(a) The plot of output power (dBm),
(b) The plot of the power gain (dB), obtained from subtracting the decibels of the
input power from the decibels of the output power,
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(c) The plot of the DC power consumption (W), calculated based on the total power
drawn from the power supplies at the gate as well as the drain, and
(d) The drain efficiency (%), determined by taking the division of the output power
(in W) by the DC power consumption.
Figure 6.4: Characteristics of the NFET amplifier.
Figures 6.4(a)-(b) show that the NFET amplifier is linear, as expected, with the
input 1-dB compression point for the amplifier at approximately -9 dBm. Next, as
the gate-source voltage is increased, the current drawn is increased in a quadratic
manner (due to the square-law relationship). Hence, the DC power consumption
in Figure 6.4(c) shows an increasing trend as the input power is increased. Finally,
from Figure 6.4(d), we can deduce that the increase in the DC power consumption
is insignificant since the drain efficiency increases at an increasing rate within the
range of input power in discussion.
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6.4.2 UWB Test for a single Linear NFET Amplifier
The focus of the work is on UWB, hence the NFET amplifier is tested with a UWB
signal burst, centred at 3.432 GHz, next. The biasing conditions at the gate and the
drain are set to the exact condition as the characterization for the single-tone test,
with gate-source voltage, VGS, at 0.6 V and drain supply, VDS at 0.5 V. In this test,
the UWB signal is applied at the gate and the mean power of the signal is increased
until the EVM requirement of -19.5 dB is compromised. It was found that the mean
power of the UWB signal should be lesser than -11.7 dBm, beyond which the EVM
performance will fail.
Several conclusions can be drawn based on the value of the input power. In order
to estimate the region of operation about the quiescent point, the UWB signal is
approximated by a sinusoidal signal with the same mean power of -11.7 dBm. If
a signal of this amplitude (approximately 82.23 mV with reference to 50-ohm) is
superimposed onto the quiescent point in Figure 6.2(a), it is almost certain that the
amplifier will operate in the saturation region at all times. Hence, based on the bias
condition, it is likely a UWB signal with mean power of -11.7 dBm will also operate
in the saturation region throughout the transmission. Simulations show that the
application of the UWB signal (at power level of -11.7 dBm) at the input of the
amplifier causes it to conduct current throughout the entire UWB transmission. As
such, based on the biasing and the input power, the amplifier is in the Class A region
of operation. Second, based on the results of the single-tone test (Figure 6.4(b)), by
applying the signal of this power level to the NFET amplifier, it is operating slightly
below the 1-dB gain compression point. If not for the high linearity requirement for
the UWB signal, we should be able to increase the input power further such as to
operate deeper into compression and obtain a better efficiency.
The performance of the NFET amplifier based on an UWB signal burst is summa-
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rized in Table 6.1. When a UWB signal is applied, the gain of the NFET amplifier
is slightly lower (compared to a single-tone) at 6.838 dB, which gives a mean output
power of -4.861 dBm. However, this value is almost 10 dB from the output power
requirement of 5 dB. With a DC power of approximately 3 mW, the drain efficiency
for the NFET amplifier is about 12%. This is a realistic value as the maximum
theoretical power efficiency for an amplifier operating in Class A is only 50%. In
order to increase the output power, we could either resize the channel width of the
transistor, or connect a few NFET amplifiers (with the same conditions) in parallel.
As the focus of this work is on a digital polar amplifier based on an array of parallel
amplifiers, we decide that the latter would be a better choice, since it can be used as
a benchmark for comparison. An array of linear amplifiers will be discussed next.
Table 6.1: Performance of the NFET amplifier with a UWB signal applied.
Pin Pout Gain PDC PAE Drain Efficiency
(dBm) (dBm) (dB) (mW) (%) (%)
-11.698 -4.861 6.838 3 9.514 11.999
6.4.3 UWB Test for 7 Linear NFET amplifiers connected in
parallel
In this section, we will study the performance of a linear architecture consisting of
7 NFET amplifiers connected in parallel. The use of unit-weighted amplifiers offers
better matching and DNL performance [45]. Furthermore, there is a potential for
higher ease of control, since the biasing condition for individual amplifiers would be
identical.
We have found previously that a digital polar transmitter architecture requires at
least 4-bits (or 15 unit-weighted amplifiers) of resolution in order to meet the EVM
requirements [77]. In the event when 15 unit-weighted ampli
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total required input power would be about 0 dBm (-11.7 + 10*log(15)), which is
not a realistic value since it is already in the neighbourhood of the output power
requirement. Fortunately, we have shown it is possible to operate a DPA for UWB
with 3-bits (or 7 unit-weighted amplifiers) by clipping the envelope component of
the UWB signal by about 40% before it is digitized [78]. This implies the total input
power is about -11.7 + 10 log (7) = -3.25 dBm. As such, we propose investigating
a digital polar architecture that comprises of 7 NFETs.
An assembly of 7 NFET amplifiers is simulated, as illustrated in Figure 6.5. The
array of NFETs are connected in parallel, with an UWB signal – with both amplitude
and phase modulation – applied at the input. The biasing at the gate and the drain
are connected together so that we can obtain the total currents drawn from each
power supply. The current values, along with the bias voltages, can then be used to
calculate the DC power consumption at the system level. At the output, current-
summing power combining is employed by connecting all the outputs at the drain in
parallel. The other end of the connection is terminated with a 50-ohm load, which
acts as an interface to the system level simulation. Ideal isolators are added at the
inputs and outputs of each branch to ensure there is only forward transmission.
The gain (6.838 dB) and drain efficiency (11.999%) achieved by the parallel archi-
tecture are identical to that achieved by a single FET. This is because while the
output power has been increased to 3.59 dBm due to the inclusion of additional
stages, there is also a proportional increase in the DC power dissipation, which has
increased to 19 mW. These results are obtained by connecting 7 NFETs in parallel.
As each NFET conducts current throughout the transmission, this architecture is a
Class A operation in essence. Its performance can be used as a benchmark for the
digital polar transmitter architecture discussed in a later section.
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Figure 6.5: Schematic of the architecture for benchmark consisting of 7 NFETs connected
in parallel.
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6.5 NFET amplifier with switching control
In the case of the digital polar transmitter, individual amplifiers are to be turned
on/off depending on the digitized envelope component. Hence, individual amplifiers
are controlled based on the digitized envelope signal, and they would not consume
any power if they are deactivated. Shown in Figure 6.6 is a singled-ended illustration
of the cascode NFET amplifier with switching control (NASC), based on [45].
 
 
Figure 6.6: Schematic for a NFET amplifier with switching control.
Each unit amplifier comprises two NFETs in a common-source common-gate cascade
configuration. While the bottom transistor (X1) is operated in the common-source
configuration and is driven by the RF constant-amplitude phase-modulated signal,
the cascode transistor (X2) is employed in the common-gate configuration and the
NASC is turned on/off based on the switching logic derived from the digitized en-
velope component. Equal current is flowing through the two transistors and the
output can be observed by connecting a load resistor at the drain of X2. The con-
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trol voltage to VX2,g is set to 1.0 V, while the bias conditions remain the same as
before, with VX1,g = 0.6 V and the power supply to the drain is VX2,d = 0.5 V.
6.5.1 Characterization of the NASC
Next, the NFET amplifier with switching control (NASC) is characterized based on
a single-tone test. A sinusoidal centred at 3.432 GHz is applied at the input port
and its power is increased from -25 dBm to -5 dBm as before. The simulated results
are shown in Figure 6.7.
Figure 6.7: Characteristics of the NFET amplifier with switching control.
The power gain for the NASC is slightly lower than the NFET amplifier, as it
suffers from a voltage drop across the cascode transistor. This would result in a
lower output power (Figure 6.7(a)), though there is also a slight reduction in the
drain current (Figure 6.7(c)). Consequently, there is a slight drop in the drain
efficiency (Figure 6.7(d)). Interestingly, while the DC power consumption increases
with increasing input power previously (Figure 6.4(c)), the DC power consumption
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decreases with increasing input power in this case. This could be explained as
follows. In a common-source amplifier, the signal component of the drain voltage
is [79]
vd = −idRL, (6.1)
where id is the drain current signal component while RL is taken to be the load
resistor. As the power of the input voltage to the NASC is increased, the drain
current increases too. However, due to the inverse relationship between the drain
current and the drain voltage, it is expected that the drain voltage will drop, which
result in the drop of the drain current and the DC power consumption.
Thus far, we have gained an understanding of the performance of a single NFET
amplifier with switching control. Initial results indicate that it is slightly inferior in
performance compared to a linear architecture, though the results are not conclusive
until we simulate the full digital polar transmitter with 7 unit amplifiers. Only then
would we be able to understand how this architecture would perform against a linear
architecture. However, before studying a digital polar transmitter architecture with
7 NASCs, it would be beneficial to gain an insight into the envelope component of
the UWB signal, in order to understand the activities of the NASCs.
6.5.2 Amplitude distribution for the Clipped UWB Enve-
lope Signal
The envelope component for a UWB signal burst at mean input power of -
3.25 dBm and the probability distribution of the clipped envelope are depicted
in Figures 6.8(a)-(b). If a digital polar transmitter is based on a four-bit (binary-
weighted) architecture, the reference value to the digitizer is the maximum value at
3.606 V (Figures 6.8(a)). As we are studying a DPA consisting of 7 unit-weighted
amplifiers, we need to clip the envelope signal by 40%. Hence, the reference value
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to the digitizer will be about 2.2 V instead. This is shown in the probability dis-
tribution plot in Figure 6.8(b), which is collected in 8 bins to illustrate the case for
a digital polar transmitter with 3-bits. We notice that the DPA is only active for
approximately 65% of the UWB transmission; for the remaining 35%, none of the
NASCs in the DPA is active and consuming power. Next, the mean for the envelope
signal is found to be about 0.65 V. As this value lies in the second bin, we should
expect that only 2 NASCs are active throughout the entire UWB transmission on
average.
Figure 6.8: (a) Envelope component of a UWB signal burst, (b) Probability distribution
of the envelope component clipped at 60% of the maximum value.
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6.5.3 Digital Polar Transmitter with 7 NFET Amplifiers
with Switching Control
The schematic for the digital polar transmitter with 7 NFET amplifiers with switch-
ing control is shown in Figure 6.9. It is similar to the architecture for benchmark in
Figure 6.5, though it exhibits several traits different from the linear architecture:
(a) The RF constant-amplitude phase-modulated component of the UWB signal is
applied to the gate of each bottom transistor.
(b) Additional ports are required for the individual control bits. By controlling the
cascode transistors, the currents in individual branches can be turned on/off.
The envelope component is recombined with the phase-modulated component
(presented at the inputs to individual amplifiers) by summing the drain currents
in the activated branches.
(c) Although the digital polar transmitter follows a unit-weighted configuration, it
can be turned into a binary-weighted configuration using the same simulation
set-up depicted in Figure 6.9. This is achieved by applying the 3-bit digitized
control bits, {b1(t), b2(t), b3(t)}, as follows: applying b1(t) to control 4 unit am-
plifiers, b2(t) to control 2 unit amplifiers and b3(t) to control 1 unit amplifiers.
This is much easier than designing 3 amplifiers with binary-weighted amplifica-
tion, which might require different sizing and biasing.
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Figure 6.9: Schematic for a digital polar transmitter with 7 NFET amplifiers with switch-
ing control.
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The results for the DPA with 7 NASCs are summarized in Table 6.2.
Table 6.2: Performance of a DPA with 7 NASCs when a UWB signal is applied against
the benchmark architecture.
EVM Pin Pout Gain PDC PAE Drain Efficiency
(dB) (dBm) (dBm) (dB) (mW) (%) (%)
7 NFETs -19.5 -3.247 3.590 6.838 19 9.514 11.999
DPA with 7 NASCs -22.0 -3.247 -1.920 1.329 5 3.474 13.182
From the results, several observations can be made:
1. The EVM result obtained is about -22.0 dB, which is 2.5 dB lower than the
EVM limit of -19.5 dB.
2. The mean DC power dissipation is about 5 mW, which confirms that on av-
erage, we can assume only 2 of the 7 NASCs are active throughout the UWB
transmission. As such, the power consumption is much lower compared to the
case of benchmarking architecture, where all the NFET amplifiers are active
throughout the UWB transmission.
3. While the overall gain of the DPA is only slightly above 1 dB, the actual
gain, with respect to the input to individual NASCs is -1.920 - (-11.7) =
9.78 dB, which works out to be approximately the gain when 2 NASCs are
active throughout the transmission.
4. Although the output power is only about 4 dB lower than that of the linear
architecture, the drain efficiency is actually slightly better, due to the lower
DC power consumption.
Hence, despite operating the (bottom) amplifier in a non-efficient Class A region,
the results confirm that we can improve the power efficiency by adding cascode
transistors (as switches) and deactivating the appropriate branches based on the
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digitized envelope. Nonetheless, the objective of this work is to study a digital polar
amplifier to generate a UWB signal with output power in the vicinity of 5 dBm.
We could increase the input power, but this is not practical. The other alternative
is therefore to increase the gain of the individual NASCs, which can be achieved
by adjusting the biasing condition or increasing the channel width of individual
NASCs. In this case, as the comparison is made against the linear architecture, it
would be easier to compare if we maintain similar biasing conditions. Therefore,
we will investigate the effects of increasing the gain of the digital polar transmitter
through the increase of the channel width of individual amplifiers.
6.5.4 Effects of Increasing the Channel Width of the NASCs
We plan to study the effects of increasing the channel widths – the original chan-
nel width was 50 µm – for individual NASCs, while maintaining the same biasing
condition of VGS, at 0.6 V and VDS at 0.5 V. Two tests will be performed:
1. Increasing the channel width by two-fold: w = 100 µm, and
2. Increasing the channel width by four-fold: w = 200 µm.
The characteristics of the NFETs with channel widths 100 µm and 200 µm are shown
in Figures 6.10-6.11. Compared to the original NASC with channel width of w, there
is an increase of approximately two-fold and four-fold in the drain current (and hence
DC power consumption), though we did not obtain a proportional increase in the
power gain for the two channel widths. While we expect to obtain power gains of
6 dB (20*log(2)) and 12 dB (20*log(4)), the actual gains for the NASC are 5.5 dB
and 9.5 dB for channel widths 100 µm and 200 µm. This could be because the
square-law relationship (between the gate-source voltage and the drain current) is an
idealization and the change in the channel width brought about nonlinear variations
in some parameters affecting the gain, which were not taken into consideration.
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Figure 6.10: Characteristics of a NFET amplifier with switching control with a channel
width of 100 µm.
Figure 6.11: Characteristics of a NFET amplifier with switching control with a channel
width of 200 µm.
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The performances for the DPA with NASCs of different channel widths are sum-
marized in Table 6.3 where they are compared against the linear architectures. By
increasing the channel width to 100 µm, the gain of the DPA is about 5.8 dB. This
resulted in an output power about 1 dB lower than that achieved by the linear ar-
chitecture, at 2.5 dBm. However, the total DC power dissipation is only about half
of that consumed. Hence, the power efficiency is about 19.5%, which is an improve-
ment of about 7.5%. On the other hand, for the case when the channel width is
increased by four-fold, both the gain and the output power obtained are about 2 dB
higher than the benchmark, though the DC power dissipation is now almost the
same. In this case, though the improvement is not significant compared to the case
when the channel width of each NASC is 100 µm – only about 1.5% (21% - 9.5%)
higher – it is almost a 10% improvement compared to the linear architecture. When
we repeat the following simulations and change the simulation platform accordingly
to reflect the binary-weighted configuration, we observe that the performances are
very similar to those obtained in Table 6.3.
Table 6.3: Performance of a DPA with NASCs of different channel widths.
w Pin Pout Gain PDC PAE Drain Eff
(µm) (dBm) (dBm) (dB) (mW) (%) (%)
1 NFET Linear Amp 50 -11.698 -4.861 6.838 3 9.514 11.999
7 NFET Linear Amps 50 -3.247 3.590 6.838 19 9.514 11.999
DPA with 7 NASCs 50 -3.247 -1.920 1.329 5 3.474 13.182
DPA with 7 NASCs 100 -3.247 2.543 5.792 9 14.355 19.491
DPA with 7 NASCs 200 -3.247 5.493 8.742 17 18.233 21.045
In summary, the DPA outperformed the linear architectures in drain efficiency be-
cause of the reduction in the DC power consumption. By turning amplifiers on/off
dynamically, the total drain current required by the DPA is much lower compared
to the linear architecture (only true for DPA with lower value of channel widths).
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It is encouraging that our proposed digital polar amplifier has achieved a drain
efficiency for Ultra-Wideband (in principle) – in the vicinity of 20% – similar to that
achieved for WLAN. This is despite the fact that the fractional bandwidth for UWB
is many orders higher than that of WLAN. Thus, our results suggest that a digital
polar transmitter is suitable for wireless standards with high fractional bandwidth
and low output power. The digital polar amplifier is achieved by adopting the
architecture of an array of linear amplifiers with cascode transistors, an approach
previously reported for WLAN [45, 48, 52].
Even though the DC power consumption increases with increasing channel widths
for the DPA, we achieve improvements in the power gain, resulting in improvements
in the drain efficiency. Looking at Table 6.3, it looks like the rate of change for the
power gain (in dB) is decreasing when the channel width is increase in the order of
two, while the DC power consumption increases in the same order as the channel
width. Hence, based on the same biasing conditions, it is likely that as the channel
width is increased, the drain efficiency will rise until it reaches a peak before it starts
to decrease. Thus, in order to obtain better performances in the drain efficiency, it
will be necessary to optimize the bias point for a given channel width.
6.6 Yield Analysis
In the first part of this chapter, we have discussed the circuit implementation for a
digital polar amplifier, based on the IBM 130-nm technology. Though the results
are encouraging, they might differ in practice due to process variations. Process
variations – discussed in the previous chapter, though only for individual amplifiers
– often lead to element mismatching errors, which has a detrimental impact on the
yield. Although the matching errors can be mitigated through special layout tech-
niques and special processes, these methods lead to significant increase in cost. For-
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tunately, the dynamic element matching (DEM) technique have been demonstrated
to improve the linearity of the digital polar transmitter, when element matching er-
rors are present [27]. In the second part of this chapter, we will study the robustness
of the transmitter architecture through Monte Carlo simulations, where variations
are allowed for all the amplifiers. We believe this will better reflect the expected
yield for practical implementations. We will also investigate if the dynamic element
matching technique – which is discussed next – is able to improve the yield for our
proposed digital polar amplifier.
6.6.1 Dynamic Element Matching
While dynamic element matching technique was originally employed in digital-
to-analog convertors (DACs) to improve the digital-to-analog conversion linear-
ity [71, 72], it has been extended to an all-digital frequency synthesizer to improve
the digital-to-frequency conversion linearity recently [27]. No prior knowledge of
the component mismatches is required for this unit-weighted approach, since active
elements are being rotated periodically. DEM algorithms randomize the component
mismatches, thus spreading the errors out over a frequency spectrum. Hence, non-
linearities average out over time, thereby producing a much more accurate output.
Shown in Figure 6.12 are seven unit-weighted elements to demonstrate the original
algorithm for a three-bit DAC reported in [72]. The seven DAC elements (current
sources in this case) are cycled through an input sequence 2, 4 and 5 over three
clock cycles. In the first cycle (Figure 6.12(a)), an initial input of 2 will result in
elements 1 and 2 been activated. Next, based on the input of 4 during the second
clock cycle, elements 3, 4, 5 and 6 become active, as observed in Figure 6.12(b).
During the final clock cycle, the input is 5. Hence, the activation of the elements
begins with element 7 followed by a loop-back to elements 1 - 4, as illustrated in
Figure 6.12(c). By cycling through the elements, all the elements are used once
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before a single element is repeated and hence the errors (due to deviations from the
average value) are summed to zero [72].
Figure 6.12: Representation of the elements in a 3-bit DEM DAC through three cycles.
(a) Illustration of the basic algorithm for an input sequence of 2, (b) 4, (c) 5 [72].
The concept of dynamic element matching has been demonstrated for a digitally-
controlled oscillator in [27]. In the work, the switches enabled are rotated by modulo-
incrementing the starting element enabled on each clock cycle. Over time, the
nonlinearities average out, thereby producing a much more accurate output. The
concept based on [27] is illustrated in Figure 6.13 for a three-bit DPT with the
same input sequence of 2, 4 and 5. Here, the active elements (unit-weighted digital
polar amplifiers) are rotated by one element on each clock cycle. Initially, during
the first cycle (Figure 6.13(a)), elements 1 and 2 are enabled. On the next cycle,
amplifiers 2, 3, 4 and 5 are activated, as shown in Figure 6.13(b). Finally, depicted
in Figure 6.13(c), amplifiers 3 through 7 are turned based on the input data. Though
it takes more clock cycles to cycle through the entire array of amplifier in this case,
the rotation of the active elements ensures that the nonlinearities are averaged out
over time. This will result in a more accurate output and EVM result as compared
to the case when dynamic element matching is not applied.
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Figure 6.13: Representation of the elements in a proposed 3-bit DEM DPT through three
cycles. (a) Illustration of the basic algorithm for an input sequence of 2, (b) 4, (c) 5.
Application of DEM on DPT
In this section, we will apply the concept of DEM to a three-bit digital polar trans-
mitter architecture model for UWB where the envelope signal is clipped. The
schematic diagram for the modified architecture is shown in Figure 6.14, where
there are three distinct changes from the original system model:
• Array of Unit-Weighted amplifiers: The dynamic element matching method
is applicable only on unit-weighted amplifiers, hence there is a need to switch
from binary-weighted amplifiers to the unit-weighted equivalents.
• Binary-to-Thermometer decoder: While the digital polar transmitter is based
on binary-weighted amplification, the dynamic matching element method
works on unit-weighted elements. Hence, a binary-to-thermometer decoder
is required to convert the envelope information from the binary format,
{b1, b2, b3}, to the thermometer coding format, {t1, t2, . . . , t7}, to control the
array of amplifiers.
• Element Rotating Logic: The first of the active amplifiers is to be rotated at
each clock cycle. Hence, an element rotating logic will be required to ensure
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the cycling through the array of elements. This module takes in the envelope
information in thermometer coding format and generates the control signals
to each unit-weighted amplifiers, {ctrl1, ctrl2, . . . , ctrl7}.
Figure 6.14: Simulation setup for the investigation of dynamic matching element method
in a three-bit DPT.
The differences between the binary-weighted and unit-weighted architectures have
been presented in section 4.4.1, thus we shall only elaborate on the binary-to-
thermometer decoder and the element rotating logic next.
Binary-to-Thermometer Decoder
The truth tables for the binary and thermometer coding formats can be found in
Appendix D.1. In the binary format, an m-bit number Dm−1Dm−2 . . .D0 represents
a decimal value of Dm−12m−1+Dm−22m−2+ . . .+D020. On the contrary, a number
is represented by the number of consecutive ONEs in the thermometer code. For
example, the decimal number 10 is represented as ten ONES and five ZEROS for
a 15-bit thermometer code. The combinational logic to implement the binary-to-
thermometer decoder is given in Appendix D.1. Let us proceed to investigate how
we can incorporate the cycling mechanism next.
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Element Rotating Logic
In order to cycle through all the elements, the element rotating logic, based on
the concept of a barrel shifter [80], is required. While a barrel shifter is a digital
circuit that can shift a data word by a specified number of bits in one clock cycle,
the element rotating logic shifts the data word by a single bit at every clock cycle.
For a three-bit system, the rotating sequence repeats itself after seven cycles. The
truth table is found in Table D.2 (in Appendix D.2), where the columns represent
the clock cycles, while the control bits for the individual elements are denoted in
each row. During different clock cycles, the elements are to be controlled by the
appropriate control bits. For instance, initially at cycle C1, element E1 is controlled
by t1 while E7 is activated based on t7. Four cycles later, during the fifth cycle C5,
E1 and E7 will be controlled by t4 and t3 respectively.
The element rotating logic can be implemented using seven multiplexers, as depicted
in Figure D.1 (in Appendix D.2). At the input to each multiplexer are the ther-
mometer codes, {t1, t2, . . . , t6, t7}, though the order is different for each multiplexer.
For illustration, the thermometer bits are placed in the order {t1, t2, . . . , t6, t7} at
the input of the first mupltiplexer. To generate the values for the control of the
seventh element, ctrl7, the order of the thermometer bits at the inputs becomes
{t7, t1, . . . , t5, t6}. The rotation of the thermometer coded bits is achieved by the
appropriate positioning of the bits at the inputs of the various multiplexers and
choosing the right set of inputs. The selection of the inputs to be output at each
multiplexer is by a control signal, derived from the current time as
cur state =
Current Simulation Time
Simulation Time Step
modulo 7
= (Time Index) modulo 7, (6.2)
where the modulo operation returns the remainder of the division of the current
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Time Index by the number of the elements. The modulo operation ensures the
generation and repetition of the sequence {0, 1, 2, . . . , 6} for cur state.
6.6.2 Monte Carlo simulations
As mentioned in the previous chapter, statistical circuit modeling is adopted to
estimate yield, worst case performance, variability, sensitivity to process variations
and other measures of the impact of variations [70]. Process variations are usually
represented by continuous probability distributions, often assumed to be normal,
describing variations in simulator or model inputs over time. In general, components
within the same die follow a positive correlation, and hence the assumption of zero
correlation between the amplifiers represents the case with a smaller variance. In this
section, we like to extend the work presented in Section 5.5 to study the robustness
for a digital polar transmitter model with three-bits for both the binary-weighted
and the unit-weighted approaches.
Binary-Weighted Architecture
In order to estimate the effects of gain mismatches among the different parallel
stages have on the EVM, a Monte Carlo (MC) analysis has been performed for a
three-bit DPT, at 480 Mbps, based on the following steps:
1. An additional factor, kb,i, is included for each binary-weighted amplifier
in (5.5), as follows:
fmc,i(x) = kb,i × nVmaxa1
2i
x(t). (6.3)
2. An independent gaussian distribution has been assumed for each
of {kb,1, kb,2, kb,3}.
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3. In order to model intra-die variations, the mean for each factor is set at 1.
4. 500 runs are performed, based on randomized values generated
for {kb,1, kb,2, kb,3}.
Unit-Weighted Architecture
On the contrary, for the unit-weighted architecture simulations, independent addi-
tional factors, ku,i, where i = 1,2, ..., 7, are included for each unit-weighted amplifier.
Similarly, each factor is assumed to follow gaussian distributions with the mean 1
and 500 runs are simulated based on randomized values generated for each ku,i. In
the case of unit-weighted architecture, we will perform the simulations with and
without the dynamic element matching approach.
For each architecture, two simulations with different values for the standard devia-
tion of the gain variation are performed for each approach. In the first simulation,
the standard deviation of the gain of individual amplifiers is chosen to be 0.1 of the
nominal value such that approximately 99% of the observations fall within ±30%
of the mean value. In order to investigate the effects of the gain spread of individ-
ual amplifiers on the architecture, a second Monte Carlo simulation was performed,
where the standard deviation is increased from 0.1 to 0.2. A higher value for the
standard deviation meant that the gain of individual amplifiers are allowed to vary
with a wider spread.
6.6.3 Simulation Results
The simulation results obtained for the three-bit DPT with the two values of stan-
dard deviation for gain variations (0.1 and 0.2) for the binary-weighted architecture
are shown in Figures 6.15-6.16 and the performance of the various architectures are
summarized in Table 6.4.
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Figure 6.15: Histogram of EVM for gain variations with a standard deviation of 0.1 in
a (a) three-bit binary-weighted DPT, (b) three-bit unit-weighted DPT without DEM, and
(c) three-bit unit-weighted DPT with DEM.
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Figure 6.16: Histogram of EVM for gain variations with a standard deviation of 0.2 in
a (a) three-bit binary-weighted DPT, (b) three-bit unit-weighted DPT without DEM, and
(c) three-bit unit-weighted DPT with DEM.
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Table 6.4: Comparison of the results for the Binary-Weighted DPT (BW-DPT) and
the Unit-Weighted DPT (UW-DPT) with DEM architectures, when the gain of individual
amplifiers are allowed to vary with a mean of 1 and a standard deviation of 0.1 and 0.2.
BW-DPT UW-DPT UW-DPT BW-DPT UW-DPT UW-DPT
w/o DEM with DEM w/o DEM with DEM
Std Dev of 0.1 0.2
Gain Factor
Min EVM -23.285 -23.604 -22.496 -23.272 -24.022 -22.470
(dB)
Max EVM -17.843 -20.007 -20.411 -14.853 -16.164 -18.044
(dB)
Runs 500
Passes 487 500 500 395 478 491
Failures 13 0 0 105 22 9
Yield (%) 97.4 100 100 79.0 95.6 98.2
Several observations can be drawn from the simulations:
• First, gain variations in individual digital polar amplifier lead to nonlinearities
in the digital-to-analog conversion, which in turn cause the EVM performance
to degrade. However, the Monte Carlo simulation reveals the architecture’s
robustness for gain variation of up to ±30% for each amplifier at random.
• Second, the results in the second simulation confirm that larger gain variations
in the individual amplifier stages correspond to higher level of distortion and
therefore worse EVM results.
• The simulation results seem to suggest that the unit-weighted architectures
are better than their binary-weighted counterparts in terms of linearity, when
variations are introduced to the gain of individual amplifiers. This is strongly
supported by the fact that the yield based on unit-weighted architectures (with
and without the DEM) have improved to over 95% from 79% based on the
binary-weighted architectures.
• As suggested by the results in Figures 6.15-6.16, the unit-weighted architecture
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without the dynamic element matching approach might produce results with
better EVM compared to the case when DEM was introduced. However, the
emphasis should be on the number of successful runs, as this impacts the yield
directly. As the results show, when the gain variation for individual amplifier
is increased, the yield for the unit-weighted architecture improves from 95.6%
to 98.2% when the dynamic element matching technique is introduced.
Based on the Monte Carlo simulations, we have observed that the yield for unit-
weighted architectures is likely to be better compared to the binary-weighted archi-
tectures. This is because variations in the higher-order bits in the binary-weighted
architecture is a few order higher than the equivalent variation in individual unit-
weight amplifiers. Furthermore, we have shown that the yield for gain variation of a
larger variance improves when the dynamic element matching technique is used on
unit-weighted architectures.
6.7 Summary
The focus of the first part of this chapter is to address the issue of practical imple-
mentation for digital polar transmitter with UWB. We have used a low threshold
voltage NFET model from the IBM 130-nm technology design kit to investigate 2
low voltage low power designs of the UWB polar amplifier. A linear RF transmit-
ter, based on 7 (Class A operated) NFETs connected in parallel, and a digital polar
transmitter are simulated. Based on these simulations, we have demonstrated the
feasibility of a digital polar transmitter for UWB as well as its superiority over lin-
ear RF transmitter. The study commences with the creation of a linear architecture
consisting of 7 NFET amplifiers (for benchmark), where the output power of 3.59
dbm and the drain efficiency of 12% are achieved.
By adding cascode transistors of the same channel width to the top of unit-weighted
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NFET amplifiers, we are able to control the linear NFET amplifiers based on the
digital logic. Next, a digital polar transmitter based on current-summing power
combination is simulated with 7 NFET amplifiers with switching control (NASC),
where clipping on the envelope component before the digitization is necessary. Based
on the clipped envelope component, two amplifiers are found to be active throughout
the UWB transmission on average. In this case, though the output power is about
5.5 dB lower than the benchmark, the drain efficiency is actually higher at about
13%. Next, we performed two additional simulations on the DPA where the NASC
is replaced by transistors of larger channel widths. When the original channel width
is increased by two-fold and four-fold, drain efficiencies of 19.5% and 21.0% can be
achieved respectively. The efficiencies simulated are, of course, an upper bound of
what can be expected in practice, where the efficiencies will be further limited by
coupling losses.
In the second part of the chapter, we studied the yield by performing Monte Carlo
simulations on the gain variation of individual amplifiers in a three-bit digital po-
lar transmitter for both the binary-weighted and the unit-weighted configurations.
Simulations are run with the mean of the gain factor at 1 for the standard deviation
of values 0.1 and 0.2. Though gain variations in individual digital polar amplifiers
lead to nonlinearities in the digital-to-analog conversion, the simulations reveal that
the architecture is robust for gain variation of up to ±30% for each amplifier at
random.
Next, we introduce the concept of dynamic element matching method to the unit-
weighted architecture, which is a common technique adopted in digital-to-analog
converters to improve linearity. An advantage of the DEM is that no prior knowl-
edge of the component mismatches is required, since active elements are being ro-
tated periodically. Extra circuitries like the binary-to-thermometer decoder and the
element rotating logic are required to convert the control bits (of the array of ampli-
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fiers) from the binary format to the thermometer coding format and to implement
the cyclical rotating of the activation of the amplifiers respectively. Despite the need
for additional circuits, it has been proven that the dynamic element matching tech-
nique is able to improve the yield by about 3% when the gain factor of individual
amplifiers are varied with a mean of 1 and a standard deviation of 0.2.
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Chapter 7
A Software-Defined Digital Polar
Transmitter for the UWB
7.1 Introduction
We have demonstrated the feasibility of the proposed digital polar transmitter by
simulations in Chapter 5. To verify the simulation results, we propose an experi-
mental setup using software-defined arbitrary waveform generators in this chapter.
The purpose of this chapter is to establish a proof of concept to demonstrate that
the digital polar transmitter architecture with four binary-weighted stages is prac-
tically viable. In order to avoid the complexity associated with the extra controls
and circuitries, we adopt the binary-weighted scheme.
First, we will present an overview of the hardware needed for the experimental setup.
Following that, we will generate the various channels of the UWB signal, capture
the individual channels using an oscilloscope and combine the signals ideally in
software, before we evaluate the EVM performance of the generated signal source.
We then focus our attention on possible methods of power combining which remains
a challenge to the RF community to date. A preliminary study on the experimental
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setup involving spatial power combining has demonstrated high potential.
7.2 Hardware Realization
To validate the simulation results, we propose a hardware implementation to demon-
strate the viability of the digital polar transmitter architecture. The UWB signal is
generated in ADS, processed in MATLAB and they are downloaded into commer-
cial arbitrary waveform generators. The signals are captured using an oscilloscope,
added in MATLAB before the EVM performance is evaluated in ADS. As shown
in Fig. 7.1, the experimental setup (for n bits of resolution) include the following
stages:
   
  
Figure 7.1: Proposed experimental setup for the digital polar transmitter architecture.
1. Generation of a UWB signal burst in ADS and conversion of the signal to the
amplitude and phase components at baseband. The amplitude information is
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quantized to the appropriate resolution and combined individually with the
phase information to form the respective data channels.
2. Processing and upconversion of the generated information to radio frequency
(centred at 528 MHz) in Matlab, for convenience. In addition, at this stage,
individual channels are scaled in order to fully utilize the dynamic range of
the waveform generators.
3. Downloading of the individual RF data channel information onto commercial
Arbitrary Waveform Generators (AWG710B) from Tektronix. The centre fre-
quency of 528 MHz is chosen as it is the highest centre frequency (for a UWB
signal) supported by the AWG710B.
4. In this research, a n-way power combiner with the following characteristics is
required:
• a power combiner with combining ratio in binary weight, such as the
4-way power divider reported in [81], and
• the capability of optimal power combining with time switching for mul-
tiple time varying sources, i.e. the signals are dynamically turned on/off
in real-time.
At present, to the knowledge of the authors, such a combiner is not readily
available. Hence, the individual data channels are synchronously generated
two at a time using two sets of AWG710B (at a sampling rate of 2.112 GHz) and
captured using an Agilent Infiniium Real-time Oscilloscope DSO81304A (at a
sampling rate of 10 GSamples/s), as depicted in Fig. 7.2. The AWG710Bs are
operated in the Master/Slave configuration to ensure that the data channels
are synchronized. The captured signals are imported into MATLAB and added
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as follows
RF =
n∑
i=1
1
2i−1
Channel i. (7.1)
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Figure 7.2: The experimental setup of a software-defined UWB DPT radio based on 2
Tektronix AWG710Bs. Data channels are input two at a time and captured using a Agilent
Infiniium Real-Time Oscilloscope DSO81304A.
Realistic summing can be modeled by gain/amplitude variations and phase
shifts within the digital polar transmitter. The gain/amplitude variations can
be modeled as gain/amplitude variations in the different amplifiers while phase
shifts can be modeled as different delay mismatches in the various paths of the
digital polar transmitter. They are introduced before combining in MATLAB.
5. Importing of the processed RF signal into ADS, where we can evaluate the
EVM performance and obtain the constellation diagrams.
Each stage will be studied in detail next.
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7.2.1 Generation of UWB Baseband signals
The first stage of the verification setup involves the generation of the UWB baseband
signals in ADS. The test signal is based on QPSK for each subcarrier with a time
frequency code of 6 for Band Group 1 and is generated using a pseudo-random
pattern. The sampling option of 2112 MHz (4 × 528 MHz) is chosen as it is the
highest sampling rate that can be supported by the waveform generator AWG710B
(which is 4.2 GSamples/s). As shown in Figure 7.3, the UWB signal is applied to
an ideal cartesian-to-polar converter, which outputs the envelope information and
the baseband phase information based on the resolution of ADS.
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Figure 7.3: Generation of UWB baseband Ii(t) and Qi(t) signals for the individual chan-
nels. This is generated in ADS.
The envelope information is applied to a four-bit quantizer (based on the trunca-
tion method discussed in Section 5.3.1), while the baseband phase information is
applied to a converter to generate the equivalent in-phase, I ′(t), and quadrature,
Q′(t), components of the phase information. This is required because in ADS when
the phase information is written to a file, only the time and absolute voltage mag-
nitude information are available. Therefore, we need to generate the in-phase and
quadrature components in order to obtain the full complex information.
Since the individual power amplifiers are to controlled by the digital envelope infor-
mation, it would imply that the total number of data channels required is twice the
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number of inputs. In the binary-weighted architecture, 2n channels will be needed
(n inputs for the constant-amplitude phase information and n inputs to control the
turning ON/OFF of individual amplifiers), while 2(2n − 1) inputs are required in
the unit-weighted architecture. The number of required inputs present a strain on
the limited hardware resources available. Furthermore, more resources and efforts
will be required for the synchronization of all the channels. Hence, we decide to
simplify matters by combining the individual digital envelope information bits with
the constant-amplitude phase information. This is achieved by multiplying I‘(t) and
Q‘(t) by bi(t) to obtain Ii(t) and Qi(t), where i = {1, 2, 3, 4}. After the in-phase
and quadrature information are obtained, they are processed using Matlab next.
7.2.2 Generation of UWB RF signals
The Ii(t) and Qi(t) information have been generated in ADS as data files in the
preceding stage. In this stage, the data files are processed in Matlab, as shown in
Figure 7.4. First, the baseband signals are converted to RF based on the direct
conversion architecture (Equation 3.1), as
Channeli = Ii(t)cos(ωct) +Qi(t)sin(ωct),
where i = {1, 2, 3, 4} and the centre frequency is chosen to be 1
4
of the sampling
frequency in the previous section, i.e. fc =
1
4
× 4× 528 MHz = 528 MHz. Hence,
the generated UWB signal will be centred at 528 MHz with information spanning
from DC to 2 × 528 MHz = 1056 MHz.
Following the generation of the different Channeli signals, a marker signal (sinu-
soidal) is prefixed to facilitate the extraction of the measured signal at the later
stage. The channel data will then be downloaded onto the waveform generators.
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Figure 7.4: Generation of UWB RF signals for each channel. This is generated in
Matlab.
7.2.3 Data Transmission and Acquisition
There are only four input channels on the real-time oscilloscope and one channel
is required for an external trigger signal (to initiate both the waveform generators
and the oscilloscope). Hence, only two Channeli signals can be captured at one
time. The screen captures of the acquisition of two channels and the marker signals
on the real-time oscilloscope are shown in Figure 7.5. As indicated by the trigger
signal, the signal burst is repeated (periodically). Hence, the marker would allow
us to identify the beginning and end of one signal burst, which would facilitate
the extraction of the signal burst. In the case of a four-bit DPT, Channel1 and
Channel2 are generated and captured, before the same is performed for Channel3
and Channel4, as shown in Figure 7.6. While performing the data acquisition, the
sampling frequency of the real-time oscilloscope is set to 10 GSa/s and averaging is
carried out so that any fluctuation is averaged out.
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Figure 7.5: Screen captures of the acquisition of two channels and the trigger signal.
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Figure 7.6: Screen capture of the waveforms on Agilent Infiniium Real-Time Oscilloscope
DSO81304A. Here, 4 channels are captured two at a time for a 4-bit DPT.
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7.2.4 Extraction and Post-Processing
The captured data are processed in Matlab next, as depicted in Figure 7.7. First,
the sinusoidal marker signals are removed from the individual channels in order to
obtain a full signal burst of the channels. Following that, the RF signal is generated
as follows:
RF = Channel1 +
1
21
× Channel2 + 1
22
× Channel3 + 1
23
× Channel4, (7.2)
before it can be read back and evaluated in ADS.
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Figure 7.7: Removal of the marker signal and generation of the UWB signal from the
individual channels. This is carried out in Matlab.
7.2.5 EVM Evaluation
The final stage for the experiment involves the EVM evaluation of the generated
RF signal read back in ADS, as illustrated in Figure 7.8. Since only the time
and absolute magnitude information are present, the signal must first go through
a demodulation module to obtain the baseband signals. The frequency spectrums
plots of the baseband I(t) and Q(t) components (obtained after demodulation) are
shown in Figures 7.9, where there is spreading of the frequency spectrum beyond the
desired baseband frequency of 264 MHz. This is likely to cause spectral regrowth
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outside the desired channel bandwidth, when the baseband signals are converted to
RF. Hence, low pass filtering is needed to shape the baseband signals.
Figure 7.8: EVM evaluation in ADS.
Figure 7.9: Frequency spectrum of the original I(t) and Q(t) components after demodu-
lation.
A butterworth low pass filter is chosen in this case because of its smooth transition
through the passband to the stopband and its smooth phase response. The char-
acteristics of the butterworth filter used in our simulations to shape the baseband
signals are as follow:
• Passband = 264 MHz,
• Passband attenutation = 0.01 dB, and
• Filter order = 15.
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The filtered baseband signals are shown in Figures 7.10, which are then applied
to a cartesian-to-RF converter to transform the information to the radio frequency
(528 MHz) before the EVM performance is evaluated.
Figure 7.10: Frequency spectrum of the filtered I(t) and Q(t) components after demodu-
lation.
7.2.6 Experimental Data
Based on the experimental setup, the following results are obtained:
• Error Vector Magnitude,
• Gain Variation,
• Delay Mismatch, and
• Constellation Diagram.
The first three sets of results are compared against the simulated results, while
the constellation diagram is for illustration purpose. The results obtained from
the experimental setup based on the software-defined arbitrary waveform generators
confirm the feasibility of a digital polar transmitter architecture for Ultra-Wideband.
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Error Vector Magnitude
The experimental results are compared with the derived and simulated results (ob-
tained in Section 5.4 in Figure 7.11, where two observations can be made. The
experimental data obtained differs from the other two sets of results by approxi-
mately 2 dB for a DPT with three to five bits, which could be attributed to two
factors. First, the differences could be due to the truncation of useful information
below DC, as a result of centering the spectrum at 528 MHz. Furthermore, the data
are captured at a sampling rate of 10 GSamples/s (by the oscilloscope) though they
are generated (by the AWGs) at 2.112 GHz. This process of resampling could intro-
duce noise into the system and cause the EVM performance to worsen. Second, the
experimental data approaches a stagnation point beyond six bits and higher resolu-
tion does not improve the EVM proportionally, as suggested by the simulation and
derived results. This could be because in practice the quantization steps become
finer and the quantization error approaches a steady-state value as the resolution
increases.
3 4 5 6−40
−35
−30
−25
−20
−15
Resolution (Number of Bits)
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Maximum EVM Limit
Derived results
based on (5.14)
Figure 7.11: Effects of Resolution on EVM, based on the derived results, simulations
and experiments.
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Gain Variation
Figures 5.9(a)-(b) show the simulation results and experimental data of the EVM
performance when the individual amplifiers’ gains are varied for a full UWB burst
at 480 Mbps. Though there is a general agreement in the trend of the two results,
the negative and positive limits for the various amplifiers’ gain variation, tabulated
in Table 7.1, indicate that the experimental setup is more stringent compared to
simulation. This could arise due to the difference in the sampling rates of the
waveform generator and the oscilloscope and the truncation of information in the
generation of the RF signal.
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Figure 7.12: Effects of gain variations for each individual parallel amplifiers on the EVM
for a four-bit digital polar transmitter for a full UWB burst, based on (a) simulation, and
(b) experiment. The gain variation is simulated for each bit individually, keeping the other
bits constant at 0% variation [77].
Table 7.1: Limits for individual amplifiers’ gain variations within a four-Bit DPT.
Bit Simulation Experiment
−ve (%) +ve (%) −ve (%) +ve (%)
1 -37.6 22.5 -33.9 16.3
2 -28.3 43.6 -21.5 32.3
3 -37.8 >70.0 -25.3 59.6
4 -65.2 >70.0 -45.1 >70.0
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Delay Mismatch
For the experimental testing, the captured data are first resampled from the oscil-
loscope sampling rate (10 Gsamples/s) to the baseband sampling rate before delays
in the individual data channels are introduced. Both sets of results are plotted
in Figure 7.13. The tolerances for delay mismatches for the four-bit digital polar
transmitter at 480 Mbps are interpolated and the limits are tabulated in Table 7.2.
Simulations have shown that the delay mismatch within the paths of a four-bit
DPT should not exceed 0.19 ns, though experimental data indicated a much tighter
requirement (approximately 60 - 70% reduction) for all the bits.
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Figure 7.13: Effect of delay mismatches between the paths on EVM, based on (a) simu-
lation, and (b) experiment.
Table 7.2: Limits for individual amplifiers’ delay variations within a four-Bit DPT.
Bit Simulation (ns) Experiment (ns)
1 0.189 0.072
2 0.199 0.065
3 0.265 0.093
4 0.469 0.142
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Constellation Diagram
For illustration, the constellation diagram for a UWB signal burst at 480 Mbps
(which fulfill the EVM requirement) is plotted in Figure 7.14(a), which shows the
multi-dimensional constellation based on the dual carrier modulation (DCM) tech-
nique along with the pilot tones. Where delay mismatch is present in the path of
the least significant bit, there is spreading of the constellation points such that the
constellation diagram (Figure 7.14(b)) now resembles that of a QPSK constellation.
In this case, the EVM result fail to fulfill the ECMA standard.
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Figure 7.14: For illustration, the constellation diagrams are plotted for the experimental
data obtained based on (a) a four-bit DPT, and (b) a four-bit DPT with delay mismatch
of 1 time step (1 / 4 * 528 MHz = 0.4734 ns) in the path of the least significant bit.
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7.3 Power Combining
This section focuses on the final component necessary for the hardware realization
of the digital polar transmitter: the power combiner. The objective of power com-
bining is to use the power of a large number of distributed sources and synchronize
them to obtain a single, coherent higher output power source. The most important
characteristic of a combiner is its power-combining efficiency, which describes the
extent to which the total output power approaches the arithmetic sum of the powers
from the individual sources. Maximum efficiency for a perfect combiner is obtained
when all incoming signals are identical in frequency, amplitude and phase and any
differences in the individual power levels and phase values from the distributed
sources can cause substantial combining losses.
Power combining techniques can be categorized into circuit- and spatial-level power
combining [82], though each method can be used individually or in conjunction with
the others. Chip-level power combining, a subset of circuit-level power combining,
is achieved during device fabrication, where several devices are built and connected
at the device level to effectively produce higher power output. Circuit power com-
biners use multiple devices and circuitry to increase the output power at a single
port. Spatial power combining, on the other hand, accomplishes combining in free
space via antennas. A comprehensive discussion on the different power combining
techniques can be found in [82]. We will present four combining techniques, which
have shown high potentials to address the issue of power combining for the digital
polar transmitter, next. They can be grouped under the following categories:
• Transformer-based power combining,
• Quarter wavelength transmission-line power combining, and
• Spatial power combining.
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7.3.1 Transformer-based Power Combining
The transformer-based power combining technique has been successfully proven to
realize the function of power combining and impedance transformation [83, 84]. This
technique, as illustrated in Figure 7.15, employs an array of transformer-type output
networks to achieve power combining. It looks to be a promising solution for inte-
grated RF circuit implementation since a general transformer possesses several useful
characteristics. First, impedance matching can be obtained by adjusting the turn
ratio of the primary and secondary windings. Furthermore, since the primary and
secondary windings are physically detached, DC isolation and electrostatic discharge
protection can be achieved. Another advantage of this technique is that it allows
power control since each stage can be turned on and off independently [84]. How-
ever, a typical RF transformer has a minimum insertion loss of 2-3 dB - equivalent
to a 40-50% loss of power - which translates to a drop in the power efficiency [60].
Figure 7.15: Power Amplifier topology using transformers for power combining [83].
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7.3.2 Quarter Wavelength Transmission Line Power Com-
bining
The first quarter wavelength transmission line power combining technique of interest
is the dual-state combiner [85], which is based on quarter-wavelength transformers.
This power combining network, as shown in Figure 7.16, consists of a four-amplifier
array and a 50-Ω matched microstrip combiner. As the name indicates, this combiner
operates in two states: the low state where only the first amplifier is turned on;
and the high state where all the amplifiers are turned on. In the first case, the
first (active) amplifier is able to deliver power to the output load with minimum
influence from the loading of the other amplifiers, which appear as open circuits. In
the high state, all the four amplifiers are evenly delivering maximum power to the
output load. The quarter-wavelength transformers at the inputs of the third and
fourth amplifiers are introduced to synchronize the output power in the high state.
This technique proves to be inadequate for a four-stage DPT, as it only provides for
two states of operation.
Figure 7.16: Schematic of the dual-state combiner [85].
In the second resonant power combining technique, power combining (adjustment)
is achieved by combining the outputs of identical unit amplifiers through quarter-
wavelength transmission lines with binary-weighted characteristics impedances [60].
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This results in binary-weighted summation of the output voltages contributed by
each amplifier. Though the use of transmission lines render this technique narrow-
band, it remains a very promising power combining technique worth further inves-
tigations.
7.3.3 Spatial Power Combining
Losses associated with the previous techniques can be avoided using antenna arrays
for power combining [82]. This is because spatial power combiners use arrays of
distributed sources which radiate freely into space. In principle, since the energy is
combined in a low-loss dielectric medium (air), the power combining efficiency can be
very high. Like the previous power combining techniques, one of the most important
aspect to note is the synchronization of the distribution sources. Illustrated in
Figure 7.17 is an example of spatial power combining for four stages. Here, the feed
network might be lossy, but it can be compensated by preamplification of the input
signal maintaining the overall system efficiency. It has been suggested in [82] that
the research of active antenna was originally motivated for the purpose of spatial
power combining. Furthermore, it is encouraging to learn that power combining at
microwave, millimetre wave and submillimetre-wave regions is feasible with active
antennas.
Power combining has posed a challenging problem for RF designers, and the situation
is more so in the case of the digital polar transmitter since
1. The individual amplifiers are binary-weighted, which necessitates a power com-
biner with combining ratio in binary weight, such as the 4-way power divider
reported in [81], and
2. The individual amplifier stage are switched at different instances throughout
the transmission of packet data. This calls for the study of a novel way of
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Figure 7.17: Spatial power combining utilizing four transmit antennas.
power combining, since conventional power combining requires the inputs to
be constantly active.
Four potential power combining techniques have been identified above. Each is
superior in one way or another, though each has its fair share of shortcomings. It is
therefore prudent to evaluate the situation and available resources before choosing
the technique to use. The objective of this thesis is to prove the concept of the digital
polar transmitter, hence the time required to build the power combiner and the ease
of building it, and not the form factor of the combiner, are of the essence. As such,
the choice of the power combiner goes to the spatial power combining technique,
since it can be assembled quickly with readily available antennas.
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7.4 Preliminary Study on Spatial Power Combin-
ing for the DPT
We propose the experimental setup shown in Figure 7.18 for the preliminary study on
the feasibility of free-space combining for the digital polar transmitter architecture.
We like to divide the experimental setup into three portions:
• Signal Generation and Acquisition,
• Upconversion, and
• Transmission and Far-Field Distance.
After a brief discussion on the hardware equipment/modules required for the exper-
imental setup, we will conclude with some antenna testing considerations.
7.4.1 Signal Generation and Acquisition
As mentioned, the signals for each channel can be generated from ADS and up-
converted to 528 MHz in Matlab, before they are downloaded to the individual
waveform generators. At this stage, it is important to ensure that
1. An external trigger is available to trigger the start of the signal burst as well
as to trigger the oscilloscope to commence the data acquisition, and
2. The channels are of binary-weighted factors. This can be accomplished by ad-
justing the amplitude levels of the individual waveform generators and intro-
ducing the appropriate attenuators at the output of the waveform generation,
as shown in Figure 7.18.
7.4 Preliminary Study on Spatial Power Combining for the DPT 175
Figure 7.18: Proposed experimental setup for spatial power combining utilizing four
transmit antennas.
7.4.2 Upconversion
In the proposed experimental setup, upconversion is necessary as the signals gener-
ated by the waveform generators is from DC to 1.056 GHz (half the sampling rate of
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2.112 GHz) while the available horn antennas (please refer to the next section) oper-
ate in the frequency ranges exceeding 1 GHz. Upconversion can be achieved using a
signal generator, two stages of 1-2 power splitters (Mini-Circuits ZN2PD-9G+ [86])
and four mixers (Remec Double Balanced Mixer, please refer to Appendix C for the
electrical specifications of the mixer). The power of the signal generator must be
adjusted to ensure that the inputs to the LO ports of the mixers are at the required
LO power (+7 dBm) for proper operations. The centre frequency of the LO signal
is set to 2.904 GHz and images of the UWB signal will appear on either side of
the centre frequency at 2.376 GHz and 3.432 GHz. We plan to work on the upper
sideband image to demonstrate the UWB signal at 3.432 GHz: the centre frequency
of the UWB Band #1.
Four amplifiers (Picosecond 5828 Ultra Broadband Amplifiers [87]) are applied at
the output of the mixer to boost the signals before they are transmitted to free
space. The power of the input signal (generated by the waveform generators) to the
amplifier must be adjusted in order not to saturate the amplifier. Second, we need
to introduce delays in the the appropriate channels to synchronize all the channels
before the signals are radiated.
7.4.3 Transmission and Far-Field Distance
Four 2-18 GHz commercial wide band horn antennas [88] (dimension of 11.75 cm by
8.5 cm) are chosen for the transmitting spatial power combining antennas, while a 1-
18 GHz double ridged horn [89] will be used as the receive antenna. As illustrated in
Figure 7.18, the separation between the transmit and receive antennas should be in
the far-field distance [82]. In the far-field region, the phase front across the main lobe
is nearly spherical and the angular field distribution is essentially independent of the
distance from the antenna [90]. If the antenna has a maximum overall dimension D,
the far-field region is generally regarded as the distances greater than 2D2/λ from
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the antenna, where λ is the wavelength of operation.
The main consideration then is that the overall dimension of the transmit antennas
as the far-field distance is proportional to the square of the dimension. In order to
reduce the dimension of the transmit antennas, we propose positioning the transmit
antennas adjacent to each other. However, this might be detrimental to the accu-
racy of the experimental results as there might exist mutual coupling between the
adjacent antennas. Fortunately, measurement results of the S21 for antennas placed
adjacent with the “long” side and the “short” side reveal that mutual coupling is
not of concern. Shown in Figures 7.19 - 7.20, the S21 magnitudes average about
-35 dB and -45 dB respectively for the frequency range between 3 - 4 GHz.
3 3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8 3.9 4
x 109
−44
−42
−40
−38
−36
−34
−32
−30
−28
−26
Frequency (Hz)
S2
1 
M
ag
 (d
B)
Figure 7.19: Mutual coupling between two transmit antennas placed with the “long” sides
adjacent to each other.
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Figure 7.20: Mutual coupling between two transmit antennas placed with the “short”
sides adjacent to each other.
We can now proceed to obtain the far field distance for the four transmit antennas
adjacent to each other, as shown in Figure 7.21. In both cases, the maximum
overall dimension D is taken to be the diagonal of the four transmit antennas placed
adjacent to each other. With the highest frequency of interest, f , set to 4 GHz, the
minimum required separation between the centre of the transmit antennas and the
receive antenna can be calculated as shown in Table 7.3. The orientation with the
“short” sides adjacent to each other is the better option since it offers better isolation
between adjacent transmit antennas. However, the required distance between is
almost 80% more than the other orientation. Let us look into antenna testing
considerations (in the next section) so as to gain a better understanding of a more
suitable orientation for the transmit antennas.
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Figure 7.21: Front view for the transmit antennas with (a) the “long” sides placed
adjacent each other, and (b) the “short” sides placed adjacent to each other. In both cases,
the dimension D is the diagonal.
Table 7.3: Calculation of Far-Field Distance for the two orientations.
“Long” “Short”
f 4 GHz 4 GHz
c 3×108 m/s 3×108 m/s
Effective length 34 cm 47 cm
Effective width 11.75 cm 8.5 cm
D 0.129 m2 0.228 m2
R = 2D2f/c 3.45 m 6.08 m
7.4.4 Antenna Testing Considerations
The testing and evaluation of antenna parameters at far field region can be per-
formed in antenna ranges [82]. Indoor and outdoor antenna test ranges are avail-
able: outdoor ranges are not protected from environment conditions; while indoor
ranges are limited by space restrictions. In antenna testing, external objects and
other irregularities may change the radiation patterns, precautions should therefore
be taken to ensure that the measured pattern is not corrupted by reflections off the
ground or external objects. For this reason, indoor chambers for antenna testing,
such as the indoor anechoic chambers, are often preferred due to the level of control
one has over the test. Such chambers are lined with radar absorbing material to
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eliminate reflections from the walls. Consequently, multi-path fading is reduced,
if not eliminated, since reflected signals will be absorbed. In our case, the experi-
ment should be performed in an anechoic chamber. The available indoor anechoic
chamber measures approximately 10 m in length. Hence, it would be prudent to
investigate the antenna configuration with the “short” sides adjacent to each other.
7.5 Summary
This chapter commences with an overview on the hardware requirements to real-
ize a four-stage binary-weighted digital polar transmitter. With the availability of
arbitrary waveform generators, we are able to simplify matters by reducing the hard-
ware setup to the generation and summation of four individual data streams. EVM
evaluation of the UWB signal generated mathematically from the individual data
streams shows that the mandatory data rates fulfill the ECMA requirements. This
is established as a benchmark where we are certain the generation and capture of
the individual data streams are carried out properly and that power combining is
the missing element to proof the feasibility of the digital polar transmitter on the
UWB standard.
We then proceed to study four potential power combining techniques: the first
technique is based on transformers; the second and third techniques make use of
quarter wavelength transmission lines to achieve power combining; and the final
technique leverages on free space spatial power combining. Spatial power combining
has been selected for further study because it shows potential for overcoming the
two challenges for power combining in DPT: unequal power combining and arbitrary
turning on/off of individual channels.
The remaining of this chapter describes the preliminary study on spatial power com-
bining for the digital polar transmitter. Extra circuitries like signal generator, power
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splitters, mixers and linear amplifiers are required to generate the individual data
streams to be radiated into free-space using four commercially-available antennas.
Finally, we end the chapter with discussions on the separation distance between the
transmit and receive antennas, based on two possible orientations and the testing
environment. This technique looks promising which is worth further investigations
beyond the work done in this thesis.
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Chapter 8
Conclusion
8.1 Summary
This thesis has examined the application of polar modulation to Ultra-WideBand – a
broadband wireless standard which attracting growing attention from the consumer
electronics community and the international standard bodies – in three different
aspects: system modeling, circuit implementation and hardware realization. The
work has dealt exclusively with an enhanced polar modulation technique based on
parallel amplification with two objectives. First, with advancements in CMOS tech-
nologies, we explore a new design technique for optimizing the physical layer design.
Second, we examine the application of polar modulation because of its potential of
high power efficiency, which translates to longer battery life. It is to the author’s
knowledge that this is the first time the polar modulation has been attempted on
such a wideband system.
The proposed architecture takes apparent advantages of the constant envelope sig-
naling and digital-to-analog features. Digital control of the parallel amplifiers array
allows the digital polar transmitter to operate as a digital-to-analog converter, hence
circumventing the need for DACs. This would mean a reduction in both the power
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consumption and the area. By processing on constant envelope signals, individual
front end power amplifiers can be operated in very power-efficient mode, resulting
in potentially high overall power efficiency. Requirements on the individual device
sizes can be also relaxed, since the concept of parallel amplification results in lower
current levels in each branch.
The investigations on the system modeling of the digital polar transmitter for Ultra-
WideBand have yielded several interesting conclusions. First, amplitude clipping
has been shown to improve the error vector magnitude performance by as much
as 4 dB. This is both unexpected and very encouraging since this peak to average
power ratio reduction approach can be implemented readily without extra circuit
complexities. Next, to determine the minimum resolution required for the digital
polar transmitter, a formulation for the EVM, based on quantization and phase
noise errors, is derived. This concurs with the simulation results which indicate that
a minimum of four stages is required to fulfill the EVM requirement. The EVM
formulation will allow RF designers to estimate the minimum number of parallel
stages required based on the EVM requirements and it is portable to other OFDM-
based wireless standards.
Next, results on the envelope distribution reveal that the duty cycles of individual
amplifiers for a UWB signal burst does not exceed 40%. This is likely to result in
lower power dissipation and hence higher efficiency compared to a conventional polar
modulator, where a single stage amplifier is active throughout the transmission.
Furthermore, the probability distribution strongly suggests the need for amplitude
clipping since information are found near the mean values. Simulation results show
that this architecture continue to meet the EVM requirements even as the envelope
signal has been clipped by as much as 50%.
A key drawback with the DPT is manufacturing variations, which have been studied
in some depth in this thesis. First, an investigation on the gain variation among
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individual stages reveal gain variation becomes more relaxed as we moved from the
MSB to the LSB, even though the lower ordered bits are turned on more often during
a signal burst. Next, a study on the delay mismatch shows that synchronization
among the various stages are extremely important as a time mismatch of as little as
0.19 ns (which is a faction of that reported for other wireless standards, like EDGE
and WLAN) will result in severe distortion and the failure of the EVM performances.
Based on a NFET model with low threshold voltage from the IBM 130-nm tech-
nology design kit, we have investigated 2 low voltage low power designs to address
the circuit implementation issues of the UWB polar amplifier. A linear RF trans-
mitter, based on 7 (Class A operated) NFETs connected in parallel, and a digital
polar transmitter are simulated. Based on these simulations, we have demonstrated
the feasibility of a digital polar transmitter for UWB as well as its superiority over
linear RF transmitter. The study commences with the creation of a linear archi-
tecture consisting of 7 NFET amplifiers (for benchmark), where the output power
of 3.59 dbm and the drain efficiency of 12% are achieved. By adding cascode tran-
sistors of the same channel width to the top of unit-weighted NFET amplifiers, a
digital polar transmitter based on current-summing power combination is simulated
with 7 NFET amplifiers with switching control (NASC). Though the output power
is about 5.5 dB lower than the benchmark, the drain efficiency is actually higher
at about 13%. By increasing the original channel width by two-fold and four-fold,
drain efficiencies of 19.5% and 21.0% can be achieved respectively. Nonetheless, the
efficiencies simulated are an upper bound of what can be expected in practice, where
the efficiencies will be further limited by coupling losses.
We have also studied the yield by performing Monte Carlo simulations on the gain
variation of individual amplifiers in a three-bit digital polar transmitter for both
the binary-weighted and the unit-weighted configurations. Simulations are run with
the mean of the gain factor at 1 for the standard deviation of values 0.1 and 0.2.
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Monte Carlo simulations revealed that the yield for binary-weighted architecture
dropped from 97% to 79% when the standard deviation is increased. On the other
hand, binary-weighted architectures remain robust with a yield of more than 95%
achieved even as the standard deviation is increased. A study on the dynamic
element matching employed on unit-weighted architectures have shown that there
is an improvement of 3% to the yield.
Finally, a possible hardware implementation, using arbitrary waveform generators,
has been proposed. Initial results based on ideal combining reveal encouraging
results where EVM requirements for the mandatory data rates are met. Finally, a
further study on spatial power combining involving summation in free space would
prove feasible in the proof of concept that the digital polar transmitter works for
Ultra-WideBand.
8.2 Future Work
The work in this thesis could be continued and extended in a variety of directions.
Firstly, an evaluation on the quantization technique could be made. The truncation
method has been advocated in this work. The second quantization method, based
on rounding, for the quantization of the envelope signals method could be studied.
The rounding method has the traits of an average of zero for the error signal and the
smaller root mean square value, compared to that of the truncation method. It would
be interesting and relevant to adopt the rounding method for quantization which
could potentially result in fewer stages required to fulfill the EVM requirements or
perhaps even improved EVM performances.
The second area of future exploration is in the modeling of the power amplifiers.
If models of the appropriate switch-mode power amplifiers are available and we
are able to incorporate them into the system architecture, we could then compare
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the performance of the architecture based on an array of switch-mode amplifiers
to our proposed circuit implementation. The impact of process variations may be
substantially different for practical models, requiring a reconsideration for the gain
variations and delay mismatches.
An open topic is how power combining will be implemented. Spatial power com-
bining is a novel and promising method to achieve the summation of the individual
data streams to reconstruct the UWB signal. Further experiments could be con-
ducted based on the proposed setup highlighted in Chapter 7 to demonstrate its
feasibility. Where this experimental setup has been proven successfully, other op-
tions of orientation for the four antennas, e.g. a 2-by-2 array matrix orientation,
must be evaluated. Furthermore, the effects of misalignments between the transmit
and receive antennas must be investigated.
In conclusion, Ultra-Wideband is an active area of research providing many oppor-
tunities for novel research. Supporters of both camps of physical layer designs are
competing to launch their products in order to gain the first-mover’s advantage.
Whilst this thesis has examined many issues related to a digital polar transmitter
for Ultra-Wideband, there remain many interesting issues that necessitate further
research.
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Appendix A
The CORDIC Algorithm
The concept behind the CORDIC algorithm is illustrated in Figure A.1, which is
derived from the rotation transform [43]:
 
Figure A.1: Vector Rotation to illustrate the CORDIC operation.
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x′ = Rcos(λ+ φ)
= xcos(φ)− ysin(φ)
= cos(φ).[x− ytan(φ)], (A.1)
y′ = Rsin(λ+ φ)
= ycos(φ) + xsin(φ)
= cos(φ).[y + xtan(φ)]. (A.2)
If the rotation angles are restricted such that tan(φ) = ±2−i, the multiplication
by the tangent term is reduced to a shift operation. Arbitrary angles of rotation
can hence be obtained by performing a series of successively smaller elementary
rotations. If the decision at each iteration, i, is which direction to rotate, the
iterative rotation can be expressed as
xi+1 = Ki[xi − yi.di.2−i], (A.3)
yi+1 = Ki[yi + xi.di.2
−i], (A.4)
where the value of di is -1 if the vector is to be rotated in the clockwise and +1 if the
direction of rotation is anti-clockwise; and Ki = cos(tan
−12−i) = 1/
√
1 + 2−2i. The
product of Ki, which approaches 0.6703 as the number of iterations goes to infinity,
can be applied elsewhere in the system, such that Equations (A.3) - (A.4) can be
computed with only shift and add operations. The angle of a composite rotation
is uniquely defined by the sequence of the directions of the elementary rotations,
expressed as
zi+1 = zi − di.tan−1(2−i). (A.5)
The CORDIC rotator can be operated in either of the two modes [44]:
• Rotation mode: the coordinates components of a vector and an angle of ro-
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tation are given and the coordinates components of the rotated vector are
computed. In this mode, the angle accumulator is initialized with the desired
rotation angle and the rotation decision at each iteration aims to reduce the
magnitude of the residual angle in the angle accumulator. Hence, the decision
at each iteration is dependent on the sign of the residual angle after each step.
• Vectoring mode: the coordinate components of a vector are given and the
magnitude and angular argument of the original vector are computed. Here,
the CORDIC rotator rotates the input vector through whatever angle is re-
quired to align the result vector with the x-axis. The result of the vectoring
operation is a rotation angle and the scaled magnitude of the original vector.
The idea behind this mode is to minimize the y component of the residual
vector at each rotation. Hence, the sign of the residual y component is the
deciding factor for the direction to rotate next.
As the cartesian-to-polar conversion (Equation (4.1)) involves computing the mag-
nitude and phase angle of the input vector, it can be achieved with the vectoring
mode CORDIC rotator. Do note that the CORDIC algorithm is iterative in nature
and it introduces phase delays, therefore synchronization between the amplitude
and phase paths must be ensured.
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Appendix B
Derivations used in Error Vector
Magnitude
B.1 Error Vector
The error vector, |Ek|2, can be expressed as
|Ek|2 = |Xk|2 + |Yk|2 − 2|Xk||Yk|cosφk
= |Xk|2 + (|Xk| ± |Qk|)2 − 2|Xk|(|Xk| ± |Qk|)cosφk
= |Xk|2 + |Xk|2 ± 2|Xk||Qk|+ |Qk|2 − 2|Xk|2cosφk ∓ 2|Xk||Qk|cosφk
= |Qk|2 + 2(1− cosφk)|Xk|2 ± 2(1− cosφk)|Xk||Qk|
=
|Qe,RMS|2
Nc
+ 2(1− cosφk)|Xk|2 ± 2(1− cosφk)|Xk| |Qe,RMS|√
Nc
=
V 2max
22N3Nc
+ 2(1− cosφk)|Xk|2 ± 2(1− cosφk)|Xk| Vmax
2N
√
3Nc
=
V 2max
22N336
+ 2(1− cosφk)|Xk|2 ± 2(1− cosφk)|Xk| Vmax
2N
√
336
. (B.1)
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B.2 Definite Integrals of Elementary Functions
This appendix covers the derivation of the definite integral of the elementary function
comprising of the exponential and cosine functions. Based on [67]:
I =
∫ +∞
−∞
e−q
2x2cos[p(x+ λ)] dx =
√
pi
q
e
− p2
4q2 cos(pλ). (B.2)
Let us work through the derivation. First, we need to define I as
I = Re(
∫ +∞
−∞
e−q
2x2ej[p(x+λ)] dx)
= Re(ejpλ.
∫ +∞
−∞
e−q
2x2+jpx dx)
= Re(ejpλ.
∫ +∞
−∞
e−[q
2x2−jpx] dx)
= Re(ejpλ.
∫ +∞
−∞
e−[q
2x2−jpx+c−c] dx), where c is a constant,
= Re(ejpλ.
∫ +∞
−∞
e−[q
2x2−jpx+(− jp
2q
)2−(− jp
2q
)2] dx)
= Re(ejpλ.
∫ +∞
−∞
e
−[(qx− jp
2q
)2−(− p2
4q2
)]
dx)
= Re(e
(jpλ− p2
4q2
)
.
∫ +∞
−∞
e−(qx−
jp
2q
)2 dx). (B.3)
Let us define the variable u = qx− jp
2q
. Hence,
du
dx
= q
dx =
du
q
.
By the Change of Base rule, Equation (B.3) becomes
I = Re(1
q
.e
(jpλ− p2
4q2
)
.
∫ +∞
−∞
e−u
2
du). (B.4)
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The above integral can be written as the complementary error function, erfc(z),
where erfc(z) = 2√
pi
∫ +∞
z
e−u
2
du. Based on [91], erfc(−∞) = 2, therefore∫ +∞
−∞
e−u
2
du =
√
pi and Equation (B.4) becomes
I = Re(
√
pi
q
.e
(jpλ− p2
4q2
)
)
=
√
pi
q
e
− p2
4q2 cos(pλ), (B.5)
which verifies Equation (B.2).
By taking p = 1, q =
1√
2piσφ
, and λ = 0,
∫ +∞
−∞
1√
2piσφ
e
− φ
2
k
2σ2
φ .cosφk dφk =
1√
2piσφ
∫ +∞
−∞
e
− φ
2
k
2σ2
φ .cosφk dφk
=
1√
2piσφ
.
√
2piσφ.e
− 1
4
.2σ2
φ
= e−
σ2
φ
2 . (B.6)
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Appendix C
Electrical Specifications for Remec
Mixer
Table C.1 shows some of the electrical specifications of the Remec Double Balanced
Mixer.
Table C.1: Electrical specifications of the Remec Double Balanced Mixer.
Condition Specifications
Parameter RF (GHz) LO (GHz) IF (MHz) Min Typical Max
SSB Conversion 2.0 - 12.0 2.0 - 12.0 DC - 500 6.0 dB 8.0 dB
loss 2.0 - 12.0 2.0 - 12.0 DC - 1200 7.0 dB 9.5 dB
2.0 - 12.0 2.0 - 12.0 DC - 1500 7.5 dB 10.0 dB
Isolation
LO to RF: 2.0 - 7.5 25 dB 39 dB
7.5 - 12.0 20 dB 30 dB
LO to IF: 2.0 - 3.0 18 dB 25 dB
3.0 - 12.0 20 dB 35 dB
RF to IF: 2.0 - 12.0 22 dB
Input 1-dB 2.0 - 12.0 2.0 - 12.0 DC - 1500 +1 dBm
Compression
Point:
Input 2.0 - 12.0 2.0 - 12.0 DC - 1500 +11 dBm
Third Order
Intercept Point:
LO Power: 2.0 - 12.0 2.0 - 12.0 DC - 1500 +7 dBm
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Appendix D
Dynamic Element Matching
The truth tables and the digital combination logics discussed in Chapter ?? are
included in this appendix for the interested reader.
D.1 Binary-to-Thermometer Decoding
The truth table for the Binary and Thermometer coding is presented in Table D.1.
Table D.1: Binary and Thermometer coding [92].
Decimal Binary Thermometer
b1 b2 b3 t7 t6 t5 t4 t3 t2 t1
0 0 0 0 0 0 0 0 0 0 0
1 0 0 1 0 0 0 0 0 0 1
2 0 1 0 0 0 0 0 0 1 1
3 0 1 1 0 0 0 0 1 1 1
4 1 0 0 0 0 0 1 1 1 1
5 1 0 1 0 0 1 1 1 1 1
6 1 1 0 0 1 1 1 1 1 1
7 1 1 1 1 1 1 1 1 1 1
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The combinational logic to implement the binary-to-thermometer decoder is as fol-
lows:
• t1 = b1 + b2 + b3,
• t2 = b1 + b2,
• t3 = b1 + (b2 . b3),
• t4 = b1,
• t5 = b1 . (b2 + b3),
• t6 = b1 . b2,
• t7 = b1 . b2 . b3.
D.2 Element Rotating Logic
The truth table for the element rotating logic, based on the concept of barrel shifter,
is depicted in Table D.2 while one possible implementation is shown in Figure D.1.
In addition, the derivation for the control signal cur state is also discussed here.
Table D.2: Truth Table for the Element Rotating Logic, used to control the array of
unit-weight amplifiers.
Clock Cycle C1 C2 C3 C4 C5 C6 C7
Element
E1 t1 t7 t6 t5 t4 t3 t2
E2 t2 t1 t7 t6 t5 t4 t3
E3 t3 t2 t1 t7 t6 t5 t4
E4 t4 t3 t2 t1 t7 t6 t5
E5 t5 t4 t3 t2 t1 t7 t6
E6 t6 t5 t4 t3 t2 t1 t7
E7 t7 t6 t5 t4 t3 t2 t1
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Figure D.1: One possible implementation for the Element Rotating Logic, based on the
concept of a barrel shifter [80].
